

2009 NASA/ESA Conference on Adaptive Hardware and Systems

(AHS 2009)

**San Francisco, California, USA
29 July – 1 August 2009**



**IEEE Catalog Number: CFP0963A-PRT
ISBN: 978-1-4244-5210-1**

TABLE OF CONTENTS

SESSION 1: EVOLVABLE HARDWARE

A Multi-cellular Developmental Representation for Evolution of Adaptive Spiking Neural Microcircuits in an FPGA	1
<i>Hooman Shayani, Peter J. Bentley, Andy M. Tyrrell</i>	
EvoCaches: Application-specific Adaptation of Cache Mappings	9
<i>Paul Kaufmann, Christian Plessl, Marco Platzner</i>	
Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System	17
<i>Kyrre Glette, Jim Torresen, Mats Hovin</i>	
Evolution of Impulse Bursts Noise Filters	25
<i>Zdenek Vasicek, Michal Bidlo, Lukas Sekanina, Jim Torresen, Kyrre Glette, Marcus Furuholmen</i>	
Adapting a Genotype-phenotype Mapping to Phenotypic Complexity	33
<i>Morten Hartmann, Tim Goedeweck</i>	
Polymorphic FIR Filters with Backup Mode Enabling Power Savings	41
<i>Lukas Sekanina, Richard Ruzicka, Zbysek Gajda</i>	
A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA	49
<i>HuaQiu Yang, LiGuang Chen, ShaoTeng Liu, HaiXiang Bu, Yuan Wang, JinMei Lai</i>	

SESSION 2: APPLICATION OF ADAPTIVE SYSTEMS

Location-Aware, Flexible Task Management for Collaborating Unmanned Autonomous Vehicles	55
<i>Meng Wang, Yang Zhao, Alex Doboli</i>	
Evolvable Hardware Based Gray-level Image Enhancement	63
<i>Jie Li</i>	
On-Board Vision Processing for Small UAVs: Time to Rethink Strategy	71
<i>Shoaib Ehsan, Klaus McDonald-Maier</i>	
Integrating Feature Values for Key Generation in an ICmetric System	78
<i>Evangelos Papoutsis, Gareth Howells, Andrew Hopkins, Klaus McDonald-Maier</i>	

SESSION 3: RECONFIGURABLE HARDWARE

Dynamically Adapted Low-Energy Fault Tolerant Processors	85
<i>Monica Magalhaes Pereira, Luigi Carro</i>	
Partial Bitstream 2-D Core Relocation for Reconfigurable Architectures	92
<i>Chad Rossmeyssl, Adarsha Sreeramareddy, Ali Akoglu</i>	
Defect Tolerance of an Optically Reconfigurable Gate Array with a One-time Writable Volume Holographic Memory	100
<i>Takayuki Mabuchi, Kenji Miyashiro, Minoru Watanabe, Akifumi Ogiwara</i>	
Implementation of Highly Pipelined Datapaths on a Reconfigurable Asynchronous Substrate	106
<i>Khodor Fawaz, Tughrul Arslan, Iain Lindsay</i>	
A Sixteen-Context Dynamic Optically Reconfigurable Gate Array	114
<i>Mao Nakajima, Minoru Watanabe</i>	
Conditional Acknowledge Synchronisation in Asynchronous Interconnect Switch Design	120
<i>Khodor Fawaz, Tughrul Arslan, Iain Lindsay</i>	
An Adaptable Task Manager for Reconfigurable Architecture Kernels	126
<i>Yuriy Shiyankovskii, Francis Wolff, Chris Papachristou, Dan Weyer</i>	
A New Application-Tuned Processor Architecture for High-Performance Reconfigurable Computing	132
<i>Li-Hong Shang, Mi Zhou, Jiong Zhang, Hong-Bin Li</i>	

SESSION 4: EMBRYONIC HARDWARE AND MORPHOGENESIS

eDNA: A Bio-Inspired Reconfigurable Hardware Cell Architecture Supporting Self-organisation and Self-healing	138
<i>Michael Reibel Boesen, Jan Madsen</i>	
Self-Testable and Self-Repairable Bio-Inspired Configurable Circuits	146
<i>Andre Stauffer, Joel Rossier</i>	
Prokaryotic Bio-Inspired Model for Embryonics	154
<i>Mohammad Samie, Gabriel Dragffy, Anca Popescu, Tony Pipe, Chris Melhuish</i>	
Prokaryotic Bio-Inspired System	162
<i>Mohammad Samie, Gabriel Dragffy, Anca Popescu, Tony Pipe, Janice Kiely</i>	

SESSION 5: ON-CHIP LEARNING AND ADAPTATION

Synergistic Reconfiguration of Adaptive Precision Chemical Classifiers	170
<i>Michael Gilberti, Alex Doboli</i>	
Synchronous Digital Implementation of the AER Communication Scheme for Emulating Large-Scale Spiking Neural Networks Models	178
<i>J. Manuel Moreno, Jordi Madrenas, Lukasz Kotynia</i>	
Adaptive Sub-Threshold Test Circuit	186
<i>Matthew J. Turnquist, Erkka Laulainen, Jani Makipaa, Hannu Tenhunen, Lauri Koskinen</i>	
A Fingerprint Identification System Using Adaptive FPGA-Based Enhanced Probabilistic Convergent Network	193
<i>Pierre Lorrentz, W.G.J. Howells, Klaus McDonald-Maier</i>	

SESSION 6: LEARNING AND EVOLUTIONARY ALGORITHMS FOR ADAPTIVE HARDWARE

Stochastic Adaptation to Environmental Changes Supported by Endocrine System Principles	201
<i>Dragana Laketic, Gunnar Tuft, Pauline Catriona Haddow</i>	
Towards 3D Architectures: A Comparative Study on Cellular GAs Dimensionality	209
<i>Alicia Morales-Reyes, Asmaa Al-Naqi, Ahmet T. Erdogan, Tughrul Arslan</i>	
Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures	216
<i>Andreas Popp, Yannick Le Moullec, Peter Koch</i>	
Evolutionary Algorithms in Unreliable Memory	222
<i>Haisoo Shin, Yun-Geun Lee, Bob McKay, Nguyen Xuan Hoai</i>	

SESSION 7: ADAPTIVE ANTENNAS

A Substrate Integrated Fluidic Compensation Mechanism for Deformable Antennas	230
<i>S. Andrew Long, Gregory H. Huff</i>	
Effect of a Central Antenna Element on the Directivity, Half-Power Beamwidth and Side-Lobe Level of Circular Antenna Arrays	235
<i>Virgilio Zuniga, Nakul Haridas, Ahmet T. Erdogan, Tughrul Arslan</i>	
Automated Wire Antennas Design using Dynamic Dominance Evolutionary Algorithm	240
<i>Yang Yang, Sanyou Zeng, Haoqiu Long, Zu Yan, Danping Yu, Lishan Kang</i>	

SESSION 8: ADAPTIVE WIRED AND WIRELESS NETWORKS

Autonomous Configuration Method for Real-Time Location Systems	246
<i>Thorsten Edelhauber, Gabriella Kokai</i>	
Testbed for Node Communication in MANETs to Uniformly Cover Unknown Geographical Terrain Using Genetic Algorithms	254
<i>Cevher Dogan, Cem Safak Sahin, M. Umit Uyar, Elkin Urrea</i>	

An Adaptive Energy Efficient Transmission Protocol in Wireless Ad-hoc Network	262
<i>Junjun Gu, Gang Qu, Tianzhou Chen, Ahmed Bouridane</i>	
Direct Reinforcement Learning for Autonomous Power Configuration and Control in Wireless Networks	270
<i>Adrian Udenze, Klaus McDonald-Maier</i>	
Indirect Reinforcement Learning for Autonomous Power Configuration and Control in Wireless Networks	278
<i>Adrian Udenze, Klaus McDonald-Maier</i>	
Implementation of an IEEE802.11a Transmitter Module for a Reconfigurable System-on-a-Chip Design	286
<i>Tanya Vladimirova, Jean Robert Paul</i>	

SESSION 9: ADAPTIVE SYSTEMS FOR SPACE APPLICATIONS

Hardware Implementation of Lossless Adaptive and Scalable Hyperspectral Data Compression for Space	294
<i>Nazeeh Aranki, Didier Keymeulen, Alireza Bakhshi, Matthew Klimesh</i>	
New Methodology for Reducing Sensor and Readout Electronics Circuitry Noise in Digital Domain	302
<i>Semion Kizhner, Katherine Heinzen</i>	
Low-Complexity Hyperspectral Image Compression on a Multi-tiled Architecture	309
<i>Karel H.G. Walters, Andre B.J. Kokkeler, Sabih Gerez, Gerard J.M. Smit</i>	
Dynamic Partial Reconfiguration in Space Applications	315
<i>Bjorn Osterloh, Harald Michalik, Sandi Alexander Habinc, Bjorn Fiethe</i>	
Selective Triple Modular Redundancy for Single Event Upset (SEU) Mitigation	323
<i>Xiaoxuan She, P.K. Samudrala</i>	

SESSION 10: RECONFIGURABLE COMPUTING incl. MULTI-CORE ARCHITECTURES

Self-Scaling Stream Processing: A Bio-Inspired Approach to Resource Allocation through Dynamic Task Replication	330
<i>Pierre-Andre Mudry, Gianluca Tempesti</i>	
An FPGA-Based Web Server for High Performance Biological Sequence Alignment	338
<i>Ying Liu, Khaled Benkrid, AbdSamad Benkrid, Server Kasap</i>	
Rapid Prototyping of an Improved Cholesky Decomposition Based MIMO Detector on FPGAs	346
<i>Xuezheng Chu, Khaled Benkrid, John Thompson</i>	
Strategies in SIMD Computing for Complex Neural Bioinspired Applications	353
<i>Jordi Madrenas, J. Manuel Moreno</i>	
Adaptive Hardware Real-Time Task Scheduler of Multi-Core ATPA Environment	359
<i>Mi Zhou, Li-Hong Shang, Jiong-Zhang, Hui-Hua Jin</i>	
MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor	366
<i>Sai Rahul Chalamalasetti, Sohan Purohit, Martin Margala, Wim Vanderbauwhede</i>	

SESSION 11: AUTOMATED DESIGN METHODOLOGIES AND TOOLS

Nominal-Yield-Area Tradeoff in Automatic Synthesis of Analog Circuits: A Genetic Programming Approach Using Immune-Inspired Operators	374
<i>Piero Conca, Giuseppe Nicosia, Giovanni Stracquadanio, Jon Timmis</i>	
Flexible Datapath Synthesis Through Arithmetically Optimized Operation Chaining	382
<i>Sotirios Xydis, Ioannis Triantafyllou, George Economakos, Kiamal Pekmestzi</i>	
A Bio-Inspired Agent Framework for Hardware Accelerated Distributed Pervasive Applications	390
<i>Olivier Brousse, Jeremie Guillot, Gilles Sassatelli, Thierry Gil, Michel Robert, Juan Manuel Moreno, Alessandro Villa, Eduardo Sanchez</i>	
Comparison of the Uniform and Non-Uniform Cellular Automata-Based Approach to the Development of Combinational Circuits	398
<i>Michal Bidlo, Zdenek Vasicek</i>	

**SESSION 12: SPECIAL SESSION ON EMERGING COMPUTER TECHNOLOGIES
FOR ADAPTIVE SYSTEMS**

Accelerating Phase Correlation Functions Using GPU and FPGA: A Comparison Study	406
<i>Kentaro Matsuo, Tsuyoshi Hamada, Masayuki Miyoshi, Yuichiro Shibata, Kiyoshi Oguri</i>	
Performance Analysis of IBM Cell Broadband Engine on Sequence Alignment	412
<i>Yang Song, Gregory M. Striemer, Ali Akoglu</i>	
A Comparative Study on ASIC, FPGAs, GPUs and General Purpose Processors in the O(N²)	
Gravitational N-body Simulation	420
<i>Tsuyoshi Hamada, Khaled Benkrid, Keigo Nitadori, Makoto Taiji</i>	
GP-GPU: Bridging the Gap Between Modelling & Experimentation	426
<i>Thomas F. Clayton, Alan F. Murray, Iain Lindsay</i>	
Mersenne Twister Random Number Generation on FPGA, CPU and GPU	433
<i>Xiang Tian, Khaled Benkrid</i>	

**SESSION 13: SPECIAL SESSION ON RECONFIGURABLE AND ADAPTIVE
MULTIPROCESSOR SYSTEMS-ON-CHIP**

Self-optimization of MPSoCs Targeting Resource Efficiency and Fault Tolerance	438
<i>Mario Porrman, Madhura Purnaprajna, Christoph Puttmann</i>	
Optimizing Configuration and Application Mapping for MPSoC Architectures	445
<i>Sebastien Le Beux, Gabriela Nicolescu, Guy Bois, Youcef Bouchebaba, Michel Langevin, Pierre Paulin</i>	
Quality of Service in NoC for Reconfigurable Space Applications	453
<i>Albert Ferrer, Steve Parkes, Peter Mendham</i>	
Author Index	