2009 IEEE 8th International Conference on ASIC

(ASICON 2009)

Changsha, Hunan, China
20-23 October 2009

Pages 1-646

IEEE

IEEE Catalog Number: CFP09442-PRT
ISBN: 978-1-4244-3869-3

TABLE OF CONTENTS

KEYNOTE SESSIONS

Terahertz CMOS Circuit Design and Applications for Ultra-High Data Rate (>100Gbps) Communication 1
Mau-Chung Frank Chang

How to Achieve Ultra Low Power Video Processing? 3
Satoshi Goto

Future Directions for RF IC Design in Silicon Microelectronic Technologies 4
J. R. Long

Silicon-on-Clothes (SoC) and Its Healthcare Applications 5
Hoi-Jun Yoo

Advancing Moore's Law: Challenges and Opportunities 7
Peng Bai

Designer's Issues in 3DICF 9
Chong-Min Kyung

TUTORIAL SESSIONS

Assertion-Based Verification 10
Yunshan Zhu

High Speed DDR Memory Interface Design 11
Brian Zhao

Maximizing Lithium Battery Life Safely and Inexpensively When Charging Portable Devices 12
Shiyan Pei

Scan Design and DFT Practices 13
Linming Jin

Introduction to SystemVerilog and SystemC 14
Gerald E. Sobelman, Xiaofang Zhou

Introduction to C-based High Level Synthesis 15
Jianwen Zhu

ASIP (Application Specific Instruction-set Processors) Design 16
Dake Liu

SESSION 1A DIGITAL CIRCUITS AND SYSTEM (I)

Low Power Design of VLSI Circuits and Systems 17
Peiyi Zhao, Zhongfeng Wang

A Multi-Channel, Area-Efficient, Audio Sampling Rate Interpolator 21
Haipeng Kuang, Dejiang Wang, Gang Zhou, Zhengping Xu

Low-Power MCML Circuit With Sleep-Transistor 26
Jeong Beom Kim

Architecture Design of Variable Lengths Instructions Expansion for VLIW 30
Yuan Liu, Hu He, Teng Xu

A Systolic Architecture with Linear Space Complexity for Longest Common Subsequence Problem 34
Chuanpeng Chen, Zhongping Qin

SFG Realization of Wavelet Filter Using Switched-Current Circuits 38
Wenshan Zhao, Yigang He, Yichuang Sun

SESSION 1B DIGITAL CIRCUITS AND SYSTEM (II)

Design of a High Reliable L1 Data Cache with Redundant Cache 42
Zhaolin Li, Xinyue Zhang, Huiqing Luo

Switching Activity Calculation of VLSI Adders 47
Dursun Baran, Mustafa Aktan, Hossein Karimiyan, Vojin G. Oklobdzija

A Precise SystemC-AMS Model for Charge Pump Phase Lock Loop with Multiphase Outputs 51
Tao Xu, Huib Lincklaen Arriëns, Rene Van Leuken, Alexander De Graaf

A 2.84W 16port Switch ASIC for High Performance Computing Systems 55
Hua Shen, Ding-Shan You, Like Liu, Jia Yang, Xiao-Xiao Jiang

Design of Multi-valued Double-edge-triggered JK Flip-flop Based on Neuron MOS Transistor 59
Yuejun Zhang, Pengjun Wang

SESSION 1C DSP & EMBEDED PROCESSORS

Trends of Terascale Computing Chips in the Next Ten Years 63
Zhonghai Lu, Axel Jantsch

A High Power Efficiency Reconfigurable Processor for Multimedia Processing 68
Peng Dai, Xin'An Wang, Xing Zhang, Qiuqi Zhao, Yan Zhou, Yachun Sun

DReNoC: A Dynamically Reconfigurable Computing System Based on Network-on-Chip 72
Ying-Chun Chen, Gao-Ming Du, Luo-Feng Geng, Duo-Li Zhang, Ming-Lun Gao

An Efficient Parallel Instruction Execution Method for VLIW DSP 76
Mengjun Sun, Zheng Shen, Hu He

Dynamic Context Management for Coarse-grained Reconfigurable Array DSP Architecture 80
Yanliang Liu, Peng Dai, Xin'An Wang, Xing Zhang, Lai Wei, Yan Zhou, Yachun Sun

A Reconfigurable Architecture Specific for the Butterfly Computing 84
Jing Xie, Kai Fan, Zhigang Mao, Qin Wang, Chao Yang, Wen Zhu, Suliang Wang

Optimal-Partition Based Code Compression for Embedded Processor 88
Lei Yang, Tiejun Zhang, Donghui Wang, Chaohuan Hou

SESSION 1D HIGH PERFORMANCE NOC TECHNIQUES

T^2- TAM: Reusing Infrastructure Resource to Provide Parallel Testing for NoC Based Chip 92
Binzhang Fu, Yinhe Han, Huawei Li, Xiaowei Li

Transaction Level Model of NoC Based on SystemC 98
Jian Wang, Hong Wang, Zhi Jia Yang

An Energy-Aware Heuristic Constructive Mapping Algorithm for Network on Chip 102
Yancang Chen, Lunguo Xie, Jinwen Li

Speedup Analysis of Data-parallel Applications on Multi-core NoCs 106
Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen

SESSION 1E RECONFIGURABLE ARCHITECTURE TECHNIQUES

Uniform Routing Architecture for FPGA with Embedded IP Cores 110
Liyun Wang, Yuan Wang, Liguang Chen, Jian Wang, Xing Chen, Fang Wu, Jinmei Lai, Jiarong Tong

Mixed Optimization Method in Design of FC-2 114
Jie Jin, Xiaoxin Cui, Dunshan Yu

A LUT-based VRC Model For Random Logic Function Evolution 118
Haixiang Bu, Liguang Chen, Jinmei Lai

Partially Reconfigurable Interconnection Network for Dynamically Reprogrammable Resource Array 123
Muhammad Ali Shami, Ahmed Hemani

Fast Configuration Architecture of FPGA Suitable for Bitstream Compression 127
Xie Jing, Wang Yabin, Chen Liguang, Wang Jian, Wang Yuan, Lai Jinmei, Tong Jiarong

SESSION 1F VLSI IMPLEMENTATION FOR INFORMATION SECURITY

VLSI Implementation of High-speed SHA-256 132
Ling Bai, Shuguo Li

Low-Cost Reconfigurable VLSI Implementation of the SMS4 and AES Algorithms 136
Weiwei Yan, Kaidi You, Jun Han, Xiaoyang Zeng

The Simulation Model and ASIC Implementation of a Random Bit Source Circuit 140
Yanfang Wang, Haibin Shen

HMF Unit: A Key Element in Dynamic Dataflow ASIC 144
Yu Bo, Li Xiangyu, Sun Yihe

VLSI Architecture of a Low Complexity Face Detection Algorithm for Real-Time Video Encoding 148
Tianruo Zhang, Minghui Wang, Chen Liu, Satoshi Goto

Unified Low Cost Crypto Architecture Accelerating RSA/SHA-1 for Security Processor 152
Wei Huang, Kaidi You, Suiyu Zhang, Jun Han, Xiaoyang Zeng

The Research and Design of Parallel Instruction Targeted at Substitution Box 156
Zibin Dai, Wei Li, Tao Meng, Tao Chen

Design and FPGA Implementation of 3DES Against Power Analysis Attacks for IC Bankcard 160
Xiuyuan Bi, Liji Wu, Guoqiang Bai

SESSION 1G ALGORITHM AND VLSI ARCHITECTURE FOR MULTIMEDIA

Analysis of Adaptive Algorithm to Power Aware Design for H.264/AVC Integer Motion Estimation Engine in HDTV Application 164
Yiqing Huang, Takeshi Ikenaga

A Fully Pipelined CABAC Coder Using Syntax Element Instructions Driving 168
Shenggang Chen, Shuming Chen, Xi Ning

Pre-processor of the Region-of-Interest Based H.264 Encoder for Low Power Application 172
Minghui Wang, Tianruo Zhang, Satoshi Goto
A Novel VLSI Architecture of Lum Interpolator of H.264 Decoder 176
Duo-Li Zhang, Xian-Wen Cheng, Gao-Ming Du, Yu-Kun Song, Ming-Lun Gao
A Comparative Study of Subword Parallel Adders for Multimedia Applications 180
Sheng Ma, Libo Huang, Mingce Lai, Zhiying Wang
Parallel Enhanced Low Design Effort H.264/AVC Fractional Motion Estimation Engine for Super Hi-Vision Application 184
Yiqing Huang, Takeshi Ikenaga
Three Images Blending Engine Supporting Multicolor Formats, Various Color Depths with Small-Gate Size and High-Quality Image for SOC Design 188
Thang Minh Le, Kazushi Akie, Toyokazu Hori, Hiroshi Hatae, Hiromi Watanabe
A Reconfigurable Architecture for DWT and IDWT in JPEG2000 192
Hong Qi, Wang Kanwen, Cao Wei, Tong Jiarong

SESSION 2A AD/DA CONVERTERS (I)

A Single Channel 2GS/s 6-bit ADC with Cascade Resistive Averaging 196
Youtao Zhang, Xiaopeng Li, Ao Liu, Ming Zhang, Feng Qian
A 600-Msample/s, 25-mW, 6-bit Folding and Interpolating ADC in 0.13µm CMOS 200
Li Lin, Junyan Ren, Fan Ye
New Architecture of Low Voltage Sigma-Delta ADC 204
Jiaxin Ju, Wanrong Zhang, Haolin Du, Yanfeng Jiang, Yamin Zhang
A 1-V 32-µW 13-bit CMOS Sigma-Delta A/D Converter for Biomedical Applications 208
Kunalan Muthusamy, T. Hui Teo, Yong Ping Xu
An Undersampling 14-bit Cyclic ADC 212
Weitao Li, Fule Li, Dandan Guo, Chun Zhang, Zhihua Wang
A 3.3mw 91dB SNR Sigma-delta Modulator in 0.18um CMOS Process 216
Chen Yueyang, Zhong Shunan, Dang Hua

AD/DA CONVERTERS (II)

High Speed and Low Power ADC Design with Dynamic Analog Circuits 219
Akira Matsuzawa
A Novel Digital Calibration with Low Complexity for Pipelined ADC 223
Kaihui Lin, Long Cheng, Lei Luo, Fan Ye, Junyan Ren
3.4GS/s 3 Bit Phase Digitizing ADC and DAC for DRFM 227
Min Zhang, Youtao Zhang, Xiaopeng Li, Ao Liu, Feng Qian
Study of Q Factor and Loop Delay Effects of a Continuous-Time ΔΣAD Modulator 231
Haijun Lin, Atushi Motozawa, Pascal Lo Ré, Kunihiko IIzuka, Haruo Kobayashi, Hao San
A 14-bit Successive-Approximation AD Converter with Digital Calibration Algorithm 235
He Yong, Wu Wuchen, Meng Hao, Zhou Zhonghua
A Bidirectional Overflow Digital Correction Algorithm with a Single Bit Redundancy Used in the Pipeline A/D Converters 239
Ting Li, Yuxin Wang, Ruzhang Li, Kaicheng Li
A Mixed-Signal Calibration Technology for the Pipeline A/D Converter 243
Shang-Quan Liang, Yong-Sheng Yin, Hong-Hui Deng, Xiao-Lei Wang, Ming-Lun Gao

SESSION 2C HIGH PERFORMANCE AMPLIFIERS AND RF AMPLIFIERS

A Low Noise Class-AB Amplifier for Voice Communication 247
Jiang Yu, Jiang Shi
DC Photocurrent Rejection of High Transimpedance Gain Preamplifier in Infrared Wireless Optical Receiver 251
Yong-Sheng Wang, Li Xu, Feng-Chang Lai
Design of Low-Voltage High Performance CMOS-Current Feedback Amplifier Using Indirect Feedback Compensated Op-Amp 255
Romesh Kr. Nandwana, Mahima Arrawatia, Nilesh Goel
Design of an Inductorless 3-10GHz SiGe HBT Low-Noise Amplifier 259
Yi-Wen Huang, Wan-Rong Zhang, Pei Shen, Ning Hu, Lu Huang
Design of RF Amplifier with Tunable Active Inductor 263
Liu Mengmeng, Wang Shuo, Chen Feng
A 1.5 GHz Linear-in-dB Variable Gain Amplifier with Process and Temperature Tracking in 0.18-µm CMOS 267
Xiong Liu, Alan N. Willson Jr

SESSION 2D ANALOG CIRCUITS (I)

A New Robust Capacitance Mis-Match Measurement for Analog/Mixed-Signal Applications 271
Won-Young Jung, Jong-Min Kim, Jin-Su Kim, Jung-Hyun Choi, Sang-Hoon Kwak, Taek-Soo Kim, Jae-Kyung Wee

A Low Power CMOS Mixed-Integrator-Based Continuous-Time Filter 275
Yong Chen, Yumei Zhou

CMOS 4th-order Gm-c Low-Pass Filter With Wide Tuning Range in High Frequency 278
Jin Hu, Huage Hei, Qingbo Liu, Guancheng Liu

Tuning of a Capacitorless Bandpass Biquad Through Sequentially Trained ANN 281
Montira Moonngam, Roungsan Chaisricharoen, Boonruk Chipipop

A Single-Event Transient Hardened Phase-Locked Loop in 0.18 µm CMOS Process 285
Zhao Zhenyu, Zhang Minxuan, Chen Jihua, Guo Bin

A PSO-Based Tuning of a Capacitorless Current-Mode Bandpass Biquad 289
Ratchaneekorn Pongsuwan, Roungsan Chaisricharoen, Boonruk Chipipop

An LO Power Distribution Network Design for Integrated 60-GHz Transceiver on Chip 293
Y. Mo, K. Wang, F. Zhang, E. Skafidas, R. Evans, I. Mareels

SESSION 2E ANALOG CIRCUITS (II)

Effect of Dummy Fills on Characteristics of Passive Devices in CMOS Millimeter-Wave Circuits 297
Akira Tsuchiya, Hidetoshi Onodera

A Low Power CMOS Bandgap Voltage Reference with Enhanced Power Supply Rejection 301
Wenguan Li, Ruohe Yao, Lifang Guo

A Switched-reset 300e ENC 10mW readout ASIC in 180nm CMOS for CdZnTe Particle Detector 306
Xiangyu Li, Xin'Guang Chen, Qi Zhang, Yihe Sun

A Double-Scroll Based True Random Number Generator with Power and Throughput Adjustable 310
Fuqiang Cao, Shuguo Li

A Low-Noise CMOS Readout Circuit at Low Frequency for MEMS Capacitive Accelerometers 314
Jianghua Chen, Xuewen Ni, Bangxian Mo

An 0.35um CMOS 2.4Gb/s LVDS for High-speed DAC 318
Xingfa Huang, Liang Li, Kaikai Xu, Ruzhang Li, Cheng Shu

SESSION 2F ANALOG/MIXED-SIGNAL AND POWER SYSTEMS

A High Efficiency CMOS Charge Pump for Low Voltage Operation 321
Xueqiang Wang, Dong Wu, Fengying Qiao, Peng Zhu, Kan Li, Liyang Pan, Runde Zhou

Analysis and Design of High Power Supply Rejection LDO 325
Yali Shao, Yi Wang, Zhihua Ning, Lenian He

A Low Breakdown-voltage Charge Pump Based on Cockcroft-Walton Structure 329
Renyuan Zhang, Zhangcai Huang, Yasuaki Inoue

High Efficiency Autonomous Controlled Cascaded LDOs for Green Battery System 333
Leona Okamura, Fukashi Morishita, Kazutami Arimoto, Tsutomu Yoshihara

A Built-In Self-Test High-Current LED Driver 337
Do Hung Nguyen, Jaber Hasan, Simon S. Ang

A New Layout Method to Improve the Thermal Stability of Multi-finger Power HBT 341
Y. Chen, H. Shen, X. Liu

SESSION 2G RF CIRCUITS (I)

Design of Highly-Efficient Wideband RF Polar Transmitters Using Envelope-Tracking (ET) for Mobile WiMAX/Wibro Applications 344
Donald Y. C. Lie, Yan Li, Jerry Lopez, Stanley Wu, Tzu-Yin Yang

A CMMB Mobile TV Tuner Frontend with Integrated RSSI for Dual-band Applications 348
Hua Xu, Yin Shi, Fa Foster Dai

A Switched-Inductor Based VCO with An Ultra-Wideband Tuning Range of 87.6 % 352
Liu Qing, Sun Jiangtao, Satoshi Kurachi, Nobuyuki Itoh, Toshihiko Yoshimasu

A 15-µs Fast-Locking Frequency Synthesizer for Reconfigurable Wireless Systems 356
Junhua Liu, Huailin Liao, Ru Huang

High Linearity Voltage-Controlled Oscillator 360
Nguyen Phuong Thi Le, Ken Tatt Low, Libin Yao

SESSION 2H RF CIRCUITS (II)

A Fully Integrated Broadband Direct-Conversion Receiver RFIC for Satellite Tuner 364
Yin Shi, Fa Foster Dai, Xueqing Hu, Peng Yu, Bei Chen, Zheng Gong

A 2.45GHz CMOS Power Amplifier with High Linearity 368
Mingfu Zhao, Lingling Sun, Jincai Wen, Zhiping Yu, Jin Kang

A Spread Spectrum Clock Generator with Phase-rotation Algorithm for 6Gbps Clock and Data Recovery 372
Chi-Hsien Lin, Yen-Ying Huang, Shu-Rung Li, Yuan-Pu Cheng, Shyh-Jye Jou
A 0.18 um CMOS Programmable Interference Canceller for Cognitive Radio Front-End 376
Chengzhang Yao, Yongming Li, Zhihua Wang, Xu Zhang
A 1.8V CMOS Polar Transmitter Front-end for 900MHz EDGE System 380
Ran Ren, Taotao Yan, Peichen Jiang, Hao Hu, Jianjun Zhou

SESSION 3A APPLICATION SPECIFIC SoCs (I)

PAC Duo SoC Performance Analysis with ESL Design Methodology 384
I-Yao Chuang, Chi-Wen Chang, Tso-Yi Fan, Jen-Chieh Yeh, Kung-Ming Ji, Jui-Liang Ma, An-Yeu Wu, Shih-Yin Lin
Designing WISHBONE to AMBA Wrapper 388
Cao Fan, Chen Lan, Yi Bo
Efficient Floor-Planning Methodology for the Jasper Forest SoC on a 45 Nanometer Process 392
Yuyun Liao, Nishi Raman, Liping Kong, Jung-Yueh Chang
A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip 396
Wei-Khee Loo, Kok-Siang Tan, Ying-Khai Teh
Analysis and Design of a Fully Integrated SoC for UHF RFID Reader in CMOS Technology 400
Jingchao Wang, Chun Zhang, Baoyong Chi, Zhihua Wang
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoC 404
Guoliang Ma, Hu He
Framework for Statistical Analysis of Homogeneous Multicore Power Grid Networks 408
Guanglei Liu, Jeffrey Fan

SESSION 3B APPLICATION SPECIFIC SoCs (II)

The Design of a Sub-Nanojoule Asynchronous 8051 with Interface to External Commercial Memory 412
Chao Xue, Xiang Cheng, Yang Guo, Yong Lian
Semi-distributed Scheduling for Flexible Codeword Assignment in a CDMA Network-on-Chip 416
Woojoon Lee, Gerald E. Sobelman
A Super Low Power MICS Band Receiver in 65 nm CMOS for High Resolution Epi-retinal Prosthesis 420
Jiawei Yang, Nhan Tran, Shun Bai, David C. Ng, Mark Halpern, Efstratios Skafidas, Iven Mareels
An Application-Specific Buffer Allocation Algorithm for Network-on-Chip 424
Yaming Yin, Shuming Chen
Implementation and Evaluation of a Heterogeneous Multicore SoC 428
Ming Yan, Peng Zhao, Jianliang Shen, Lei Liu, Sikun Li

SESSION 4A RF & COMMUNICATIONS

A 290-µW 25-kHz Continuous-Time Delta-Sigma Modulator for Acoustic Sensor Networks 432
Youngkil Choi, Hyungjoong Kim, Hyungdong Roh, Jeongjin Roh
A Low Noise and Highly Linear Wideband CMOS RF Front-End Circuits for Digital TV Tuners 436
Ilku Nam, Donggu Im, Young-Wook Lim, Xuemin Xu, Hyung Su Lee, Shin-Hyouk Seo
A Low Power, Wide Range VCO with Automatic Amplitude Calibration Loop 440
Sangwoo Kim, Joonsung Park, Younggun Pu, Kang-Yoon Lee
A Common Gate Mixer with Transconductance Nonlinearity Cancellation 443
Tae Wook Kim
Millimeter-wave CMOS Circuits for a High Data Rate Wireless Transceiver 446
Tai Nghia Nguyen, Seong-Gwon Lee, Sang-Hyun Hwang, Jong-Wook Lee, Byung-Sung Kim

SESSION 4B IMPLEMENTATION FOR WIRELESS COMMUNICATION SYSTEM

A 2.4 GHz Wireless Transmitter Front-End for Endoscopy Capsule System 450
Fan Chen, Baoyong Chi, Zhihua Wang
All Digital Wireless Transceiver Using Modified BPSK and 2/3 Sub-sampling Technique 454
Sanad Bushnaq, Toru Nakura, Makoto Ikeda, Kunihiro Asada
A Low Power High Date Rate ASK IF Receiver 458
Xiaoman Wang, Baoyong Chi, Zhihua Wang
Digital OFDM Transmitter Architecture and FPGA Design 462
Xiaoxin Cui, Dunshan Yu

SESSION 4C ENCODING/DECODING TECHNOLOGIES FOR COMMUNICATION BASEBAND

Implementation of A High-Speed Parallel Turbo Decoder for 3GPP LTE Terminals 466
Di Wu, Rizwan Asghar, Yulin Huang, Dake Liu
High-Speed Reed-Solomon Errors-and-Erasures Decoder Design with Burst Error Correcting 470
Bo Yuan, Jin Sha, Li Li, Zhongfeng Wang

An Area-efficient and Degree-computationless BCH Decoder for DVB-S2 474
Zhou Chen, Yulong Zhang, Yan Ying, Chuan Wu, Xiaoyang Zeng
A Flexible Architecture for Multi-Standard LDPC Decoders 478
Shuangqu Huang, Bo Xiang, Bei Huang, Yun Chen, Xiaoyang Zeng
Design and Implementation of Channel Coding for Underwater Acoustic System 482
Lanjun Liu, Youhua Wang, Li Li, Xiaotong Zhang, Jianguo Wang
Implementation of LDPC Decoder for 802.16e 486
Xiao Peng, Satoshi Goto
An Area Efficient Multi-Mode Architecture for Reed-Solomon Decoder 490
Bei Huang, Shuangqu Huang, Yun Chen, Xiaoyang Zeng

SESSION 4D COMMUNICATION RELATED TECHNOLOGIES

Design of New Training Sequence and Estimation Scheme for Frequency Dependent I/Q Imbalance in MB-OFDM Based UWB Systems 494
Jun Zhou, Liang Liu, Fan Ye, Junyan Ren
Design and Implementation of a Multi-Mode Interleaver/Deinterleaver for MIMO OFDM Systems 498
Zhen-Dong Zhang, Bin Wu, Yong-Xu Zhu, Yu-Mei Zhou
A Low-power 4K Point FFT Processor for CMMB OFDM Receiver System 502
Simeng Li, Hao Xiao, Yun Chen, Xiaoyang Zeng
Area Minimization of MPRM Circuits 506
Hui Li, Pengjun Wang, Jing Dai
A Highly Efficient Inverse Transform Architecture for Multi-Standard HDTV Decoder 510
Hang Zhang, Peilin Liu, Yu Hong, Dajiang Zhou, Satoshi Goto
A Novel Synchronization Scheme for OFDM-Based CMMB Receivers 514
Xiuping Chen, Chuan Wu, Zhou Chen, Bo Shen, Xiaoyang Zeng

SWESSION 4E RADIO FREQUENCY IDENTIFICATION (I)

Low-Voltage and High-Speed FPGA I/O Cell Design in 90nm CMOS 518
Nan Zhang, Xin Wang, He Tang, Albert Wang, Zhihua Wang, Baoyong Chi
A Mobile UHF RFID Reader with High Linearity Receiver 522
Xiaoxing Feng, Xin'An Wang, Xing Zhang, Binjie Ge, Shan Liu, Jinpeng Shen, Jinsi Zhong, Yuan Liu
A Memory-Efficient LUT-based AM/AM Digital Predistortor for UHF RFID Reader 526
Yuqing Yang, Zongming Liu, Xi Tan, Hao Min
An Optimized $\Delta\sum$ Fractional-N Frequency Synthesizer for CMOS UHF RFID Reader 530
Chunqi Shi, Runxi Zhang, Zongsheng Lai

SESSION 4F RADIO FREQUENCY IDENTIFICATION (II)

High Efficiency CMOS Rectifier Circuits for UHF RFIDs Using Vth Cancellation Techniques 534
Koji Kotani, Takashi Ito
A Two-Stage Wake-Up Circuit for Semi-Passive RFID Tag 538
Wei Chen, Wenyi Che, Xiao Wang, Chenling Huang, Na Yan, Hao Min, Jie Tan
A Low-power Analog Front End of Passive UHF RFID Tag IC For EPC™ C1G2 542
Shaojie Zhang, Lingling Sun, Hui Hong, Jun Liu, Jian Han, Shiqin Luo
Development of CMOS UHF RFID Modulator and Demodulator Using DTMOST Techniques 546
Ying-Khai Teh, Faisal Mohd-Yasin, Florence Choong, Mamun Ibne Reaz

SESSION 5A VLSI TEST RESEARCH IN TAIWAN

A Self-Testing Assisted Pipelined-ADC Calibration Technique 550
Jiun-Lang Huang, Xuan-Lun Huang, Ping-Ying Kang
Output Test Compression for Compound Defect Diagnosis 554
Chao-Wen Tzeng, Shi-Yu Huang
Wireless Built-In Self-Repair Architectures for Embedded RAMs 558
Zhen-Yu Wang, Yi-Ming Tsai, Yuan-Cheng Hsiao, Shyue-Kung Lu
A Unified Test and Debug Platform for SOC Design 562
Kuen-Jong Lee, Chin-Yao Chang, Alan Su, Si-Yuan Liang

SESSION 5B TESTING & RELIABILITY (I)

A Circuit Failure Prediction Mechanism (DART) for High Field Reliability 566
Yasuo Sato, Seiji Kajihara, Yukiya Miura, Tomokazu Yoneda, Satoshi Ohtake, Michiko Inoue, Hideo Fujiwara
Analysis Technique for Systematic Variation Over Whole Shot and Wafer at 45 nm Process Node 570
Jingo Nakanishi, Hiromi Notani, Yasunobu Nakase, Hirofumi Shinohara

F-Scan: An Approach to Functional RTL Scan for Assignment Decision Diagrams 574
Marie Engelene, J. Obien, Hideo Fujiwara
ISTA: An Embedded Architecture for Post-silicon Validation in Processors 578
Ting Lei, Hu He, Yihe Sun
Signature-Based Testing for Adaptive Digitally-Calibrated Pipelined Analog-to-Digital Converters 582
Mohamed Abbas, Yasuo Furukawa, Satoshi Komatsu, Kunihiro Asada

SESSION 5C TESTING & RELIABILITY (II)

Probability of Calculation Failures by Soft Errors in an Embedded Processor Core 586
Hiroyuki Kanbara, Hiroyuki Okuhata, Masanao Ise, Ryota Kinjo, Yuki Toda
Automatic Configuration Generation for A SOC Co-Verification Technology Based FPGA Functional Test System 590
A. W. Ruan, Y. B. Liao, P. Li, W. Li, W. C. Li
A Response Compactor for Extended Compatibility Scan Tree Construction 594
Zhiqiang You, Jiedi Huang, Michiko Inoue, Jishun Kuang, Hideo Fujiwara
Soft Error Filtered and Hardened Latch 598
Hossein Karimiyan Alidash, Sayed Masoud Sayedi, Hossein Saidi, Vojin G. Oklobdzija
A Scan Chains Combined-Balance Strategy for Hierarchical SoC DFT 602
Jinyi Zhang, Dong Zhang, Xiaodong Yang, Yi Yang

SESSION 6A ADVANCED MEMORY & MEMS

Prospects for Variation Tolerant SRAM Circuit Designs 606
Hiroyuki Yamauchi
A 90-nm CMOS Embedded Low Power SRAM Compiler 610
Zhao-Yong Zhang, Chia-Cheng Chen, Jian-Bin Zheng
Low-Area 1-kb Multi-Bit OTP IP Design 614
Li-Yan Jin, Tae-Hoon Kim, Cheon-Hyo Lee, Pan-Bong Ha, Young-Hee Kim
Dynamic Property Test of a Novel High g Micro-accelerometer 618
Shi Yunbo, Zhu Zhengqiang, Liu Xiaopeng, Liu Jun, Tan Qiulin
A Novel Preamplifier for MEMS Microphone 621
Siliang Hua, Yan Liu, Jian'En Zhang, Donghui Wang, Chaohuan Hou
Potential-induced Surface Stress Change During the Electrochemical Reaction 624
Jie Yang, Jia Zhou
Design and Simulation of a SAW Filter and a New Approach for Bandwidth's Tuning 627
M. Sadeghi, R. Ghayour, H. Abiri, M. Karimi

SESSION 7A SIGNAL INTEGRITY AND MODELING FOR NANOMETER VLSI SYSTEMS (I)

Large-Scale Analog/RF Performance Modeling by Statistical Regression 631
Xin Li
Accelerating PCG Power/ground Network Solver on GPGPU 635
Yici Cai, Jin Shi
Multicore Processor Cluster Based Sleep Transistor Sizing Considering Delay Profile 639
Huang Huang, Jeffrey Fan

SESSION 7B MODELING AND SYNTHESIS OF DEVICES AND INTERCONNECTS

Characterization of WID Delay Variability Using RO-array Test Structures 643
Hidetoshi Onodera, Haruhiko Terada
A Compact Analytical Model for Multi-Island Single Electron Transistors 647
Yaqing Chi, Bingcai Sui, Liang Fang, Hailiang Zhou, Haiqing Zhong, He Sun
Verilog-A Based Implementation for Coupled Model of Single Event Transients in Look-Up Table Technique 651
Zhao Xueqian, Zhao Zhenyu, Zhang Minxuan, Li Shaoqing
Modeling of Layout-dependent STI Stress in 65nm Technology 655
Ji-Ying Xue, Yang-Dong Steve Deng, Zuo-Chang Ye, Liu Yang, Zhi-Ping Yu
An Equivalent Lumped-circuit Model for On-chip Symmetric Intertwined Transformer 659
Jin Kang, Lingling Sun, Jincai Wen, Mingfu Zhao
On-chip Spiral Inductors Synthesis by Moving Leastsquares Approximation 663
Yu Li, Tang Yang, Wang Yan

SESSION 7C TEST & VERIFICATION TECHNIQUES

Implementation of High-speed Verification Platform Based on Emulator For ReDSP and ReMAP 667
Huang Wei, Wang Xinan, Dai Peng, Guo Zheng
Enhance SAT Conflict Analysis for Model Checking 671
Ming-E Jing, Gengshen Chen, Wenbo Yin, Dian Zhou

An Efficient FPGA Packing Algorithm Based on Simple Dual-Output Basic Logic Elements 675
Ying Liu, Xianyang Jiang, Shilei Sun, Gaofeng Wang
Case Study : Functional Verification of a Reconfigurable Systolic Array Using Truss 679
Myoung-Keun You, Young-Jin Oh, Gi-Yong Song
Trilobite: A Natural Modeling Framework for Processor Design Automation System 683
Mi Zhang, Guang Hu, Zhilei Chai, Shiliang Tu
The Chip Verification Method Based on Memory Monitoring 689
Sheng Liu, Huanrong Yang, Yong Li, Shuming Chen

SESSION 7D SIGNAL INTEGRITY AND MODELING FOR NANOMETER VLSI SYSTEMS (II)

Power-Efficient and Fault-Tolerant Circuits and Systems 693
Lei He, Yu Hu
Architecture Level Thermal Modeling for MultiCore Systems Using Subspace System Method 699
Thom Jefferson A. Eguia, Riujing Shen, Sheldon X. D. Tan, Eduardo H. Pacheco, Murli Tirumala
On VLSI Statistical Timing Analysis and Optimization 703
Bao Liu
Efficient Modeling of Spatial Correlations for Parameterized Statistical Static Timing Analysis 707
Jinjun Xiong, Vladimir Zolotov, Chandu Visweswariah

SESSION 7E CAD TECHNIQUES (ADVANCES IN PHYSICAL DESIGN)

Layout Optimizations for Double Patterning Lithography 711
David Z. Pan, Jae-Seok Yang, Kun Yuan, Minsik Cho, Yongchan Ban
Fast FPGA Placement Algorithm Using Quantum Genetic Algorithm with Simulated Annealing 715
Xiao Guo, Teng Wang, Zhihui Chen, Lingli Wang, Wenqing Zhao
Redundant Via Allocation for Layer Partition-based Redundant Via Insertion 719
Jian-Wei Shen, Mei-Fang Chiang, Song Chen, Wei Guo, Takeshi Yoshimura
A Heuristic Method for Module Sizing Under Fixed-Outline Constraints 723
Xiaolin Zhang, Song Chen, Longfan Piao, Takeshi Yoshimura
A New FPGA Placement Algorithm for Heterogeneous Resources 727
Ding Xie, Jiawei Xu, Jinmei Lai
Floorplan and Power/Ground Network Co-design Using Guided Incremental Floorplanning 732
Li Li, Yuchun Ma, Ning Xu, Yu Wang, Xianlong Hong
Thermal Via Planning Aware Force-Directed Floorplanning for D ICs 736
Yun Huang, Qiang Zhou, Yici Cai

SESSION 7F CAD TECHNIQUES (FAST SIMULATION TECHNIQUES)

Coupling Noise Analysis Technique Using Random Walks 739
Hitoshi Miwa, Goro Suzuki
Recent Advance in Computational Prototyping for Analysis of High-performance Analog/RF ICs 745
Hao Yu, Sheldon X. D. Tan
Solving Dispersive Media Using PLRC-WCS FDTD Method 750
Wang Rui, Wang Gaofeng
The Minimum Delay Calculation Methods in Hybrid Timing Analysis 753
Zhentao Li, Jihua Chen, Shuming Chen, Yao Liu
Random Walk Algorithm for Large Thermal RC Network Analysis 757
Jun Guo, Sheqin Dong, Satoshi Goto

SESSION 7G INDUSTRIAL LOW-POWER DESIGN METHODOLOGIES

A Proposal for a Capture Method of Low Power Design Intent. 761
Yoshio Inoue
Power Aware Design for Next Generation's Many Cores Computing Platforms 763
Roberto Zafalon
Advances in CAD for Low Power Design 766
Martin D. F. Wong

SESSION 8A NANO DEVICES TECHNOLOGY

Multi-Gate-Length Versus Dual-Gate-Length Biasing for Active Mode Leakage Power Reduction: Benchmarking and Modeling 767
Qiang Chen, Sridhar Tirumala
Geometry Optimization of SiGe HBTs for Noise Performance of the Monolithic Low Noise Amplifier 771
Pei Shen, Wanrong Zhang, Hongyun Xie, Dongyue Jin

A Novel Dual SCR Device for ESD Protection 775
Yu Bo, Wang Yuan, Jia Song, Zhang Ganggang
Quantum-Mechanical Study on the Electron Effective Mobility of Surrounding-Gate nMOSFETs 778
Guang-Xi Hu, Ran Liu, Ting-Ao Tang, Ling-Li Wang, Zhi-Jun Qiu
VLSI Design of Resource Shared Complex-QMF Bank for HE-AAC Decoder 782
Junqiao Huang, Gaoming Du, Duoli Zhang, Yukun Song, Luofeng Geng, Minglun Gao

SESSION P1 POSTER SESSION (I)

An Efficient Verification and Test Scheme for Media Broadcasting Demodulator 786
Yun Chen, Nan Shao , Bo Xiang, Dan Bao, An Pan, Xiaoyang Zeng
A High-Throughput Cost-Effective ASIC Implementation of the AES Algorithm 791
Qingfu Cao, Shuguo Li
A Fast-lock Digital Delay-Locked Loop Controller 795
Bo Ye, Tianwang Li, Xingcheng Han, Min Luo
Performance Evaluation of the Memory Hierarchy Design on CMP Prototype Using FPGA 799
Liu Yan, Li Dongsheng, Zhang Duoli, Du Gaoming, Wang Jian, Gao Minglun, Wen Haihua, Geng Luofeng
Power-Aware FPGA Packing Algorithm 803
M. Yang, Hongying Xu, A. E. A. Almaini
High Computing-Intensive Array System Design and Hardware Implement 806
Yu-Kun Song, Xiao-Lei Wang, Wei Ni, Duo-Li Zhang, Gao-Ming Du
Tradeoff Design for Analog Integrated Circuits Via Geometric Programming 810
Li Dan, Shu Guo-Hua, Rong Meng-Tian
Clocked Storage Elements Robust to Process Variations 813
Joosik Moon, Mustafa Aktan, Vojin G. Oklobdzija
Research and Implementation of Parallel and Reconfigurable MICKEY Algorithm 817
Miao Li , Jinfu Xu, Zibin Dai, Xiaohui Yang, Hongfei Qu
A Power and Area Efficient Architecture of Convolver Based on Ram 821
Chen Chen, Yun Chen, Yuan Chen, An Pan, Xiao-Yang Zeng
A Design of Level Interface for CMP Based Cache System 825
Chen Chen, Hu He, Yuan Liu
Scalable and Unified Hardware Architecture for Montgomery Inversion Computation in GF(p) and GF(2^n) 829
Xiao-Hui Yang, Fan Qin, Zi-Bin Dai, Yong-Fu Zhang
Design and Optimization on Reconfigurable Butterfly Core for a Real-Time FFT Processor 833
Zhizhe Liu, Shunan Zhong, Yueyang Chen, Weinan Chu
Design of Low-Power Complementary Pass-Transistor and Ternary Adder Based on Multi-valued Switch-signal Theory 837
Xiaopang Zeng, Pengjun Wang
A Look-Up-Table Based Differential Logic to Counteract DPA Attacks 841
Daheng Yue, Yan Sun, Minxuan Zhang, Shaoqing Li, Yutong Dai
A Parallel Intra Prediction Architecture for H.264 Video Decoding 845
Xi Wang, Xiaoxin Cui, Dunshan Yu
DM-SIMD: A New SIMD Predication Mechanism for Exploiting Superword Level Parallelism 849
Libo Huang, Li Shen, Sheng Ma, Nong Xiao, Zhiying Wang
A 1Gsample/Sec Non-Recursive Sharpened Cascaded Integrator-Comb Filter with 70 dB Alias Rejection and 0.003 dB Droop in 0.18-µm CMOS 853
Xiong Liu, Alan N. Willson Jr
Trade-offs in the Design of a Universal Sensor Interface Chip 857
Qi Jia, Xiujun Li, Gerard C. M. Meijer
Design and Implementation of Configurable Extract Instructions Targeted at Stream Cipher Processing 861
Longmei Nan, Zibin Dai, Wei Li, Xueying Zhang, Zhongxiang Chang
Single-Phase Adiabatic Flip-Flops and Sequential Circuits with Power-Gating Scheme 865
Haiyan Ni, Jianping Hu
Design of Ternary Adiabatic T-operation Circuit Based on the Theory of Three Essential Circuit Elements 869
Kunpeng Li, Pengjun Wang
Least Operation Traversal Method Applied in Optimization of Logic Circuits 873
Huihong Zhang, Pengjun Wang, Xingsheng Gu, Jing Dai
High Performance and Low Latency Mapping for Neural Network into Network on Chip Architecture 877
Yiping Dong, Yang Wang, Zhen Lin, Takahiro Watanabe
An Improved Edge-Adaptive Image Scaling Algorithm 881
Wen Jiang, Haifeng Xu, Gengsheng Chen, Wenqing Zhao, Wei Xu
A Data-flow Graph Generation Algorithm for a Coarse-grained Reconfigurable Processor 884
Chao Yang, Shouyi Yin, Leibo Liu, Shaojun Wei
Data Compression and the 8x8 Integer Transform 888
Min Zhu, Wen Jia, Leibo Liu, Shaojun Wei
A Weighted Statistical Analysis of DPA Attack on an ASIC AES Implementation 892
Guoyu Qian, Ying Zhou, Yueying Xing, Yibo Fan, Yukiyasu Tsunoo, Satoshi Goto
Efficient Hardware IP Control and Simulation with LabVIEW 896
Taewan Kim, Yunmo Chung

A Novel Architecture of Vision Chip for Fast Traffic Lane Detection and FPGA Implementation 899
Yuan-Jin Li, Wancheng Zhang, Nan-Jian Wu
CMOL Cell Assignment Based on Dynamic Interchange 903
Zhufei Chu, Yinshui Xia, Lunyao Wang, Meiqun Hu
A 2.4GHz Non-Contact Biosensor System for Continuous Vital-Signs Monitoring on a Single PCB 907
Ravi Ichapurapu, Suyash Jain, Mandar U Kakade, Donald Y. C. Lie, Ronald E. Banister
A Technique of Data Streams Speculation for Heterogeneous MC-DSPs 911
Wang Dong, Chen Shuming
Power Analysis Resistant AES Crypto Engine Design and FPGA Implementation for a Network Security Co-processor 915
Yingjie Ji, Liji Wu, Xiangmin Zhang, Xiangyu Li
Blind Separation Algorithm for Microphone Array Based on Recursive Neural Network 919
Fan Jiajun, Fu Yuzhuo, Liu Ting
Neural Signal Electronics Bridge Integrated Circuit 923
Liu Gao, Li Wenyuan, Wang Zhigong
Design and Experimental Research on Shallow Water Volume Reverberation Signal Acquisition System 926
Yongwei Liu, Qi Li, Mengying Chen
Architectural Integration of RSA Accelerator into MIPS Processor 930
Shiting Lu, Suiyu Zhang, Yulong Zhang, Jun Han, Xiaoyang Zeng
Quality of Service Routing Algorithm in the Torusbased Network on Chip 934
Kun Wang, Changshan Wang, Huaxi Gu
A Switched Hall IC for Automotive Electronic Applications 937
Dongfang Cheng, Zhifei Yi, Weiyong Wang, Xiaohui Li
Design of On-chip Image Processing Based on APB Bus with CMOS Image Sensor 941
Ge Zhiwei, Yao Suying, Xu Jiangtao
Automatic Parallelization Experiments on 16PE NOC Based MPSOC 945
G. Tian, O. Hammami
Design and FPGA Implementation of JAVA CARD Coprocessor for EMV Compatible IC Bankcard 949
Di Wu, Liji Wu, Xiangmin Zhang
A Low-Cost Custom HF RFID System for Hand Washing Compliance Monitoring 953
Suyash Jain, Shashank Mane, Jerry Lopez, Donald Y. C. Lie, Tim Dallas, Sharmila Dissanaike, Ronald E. Banister, John Griswold
A Joint Mode Detection and Coarse Symbol Synchronization Scheme for DVB-H 957
Zewen Shi, Yulong Zhang, Yan Ying, Xiaoyang Zeng
An UHF RFID Transponder for ISO 18000-6B 961
Xiaoxing Feng, Xin'An Wang, Xing Zhang, Binjie Ge, Jinpeng Shen, Shan Liu, Yongzhen Qi, Jinsi Zhong
A New DOA Estimation Method for Uncorrelated and Coherent Sources Under Nonstationary Noise Fields 965
Yi-Duo Guo, Yong-Shun Zhang, Ning-Ning Tong
A Novel Programmable Ultra-Wideband Transmitter 969
Deng Honglin, Zhang Sheng, Quan Jinguo, Liu Meng-Meng, Lin Xiaokang
An Multi-Rate LDPC Decoder Based on ASIP for DMB-TH 973
Xiaojun Zhang, Yinghong Tian, Jianming Cui, Yuyin Xu, Zongsheng Lai
Design and Implementation of a Security-Enhanced Baseband System for UHF RFID Tag 977
Qi Yongzhen, Wang Xin'An, Feng Xiaoxing, Gu Weqing
Low-Complexity Architecture of RS Decoder for CMMB System 981
Kun Guo, Yong Hei, Shushan Qiao
A Cost Efficient LDPC Decoder for DVB-S2 985
Yan Ying, Dan Bo, Shuangqu Huang, Bo Xiang, Yun Chen, Xiaoyang Zeng
High-reliable Multi-level Phase Change Memory with Bipolar Selectors 989
Le Xu, Yufeng Xie, Yinyin Lin
A Pure Logic CMOS Based Low Power Non-Volatile Random Access Memory for RFID Application 993
Yaru Yan, Dong Wu, Huijuan Liu, Liyang Pan, Jun Xu
Flow Field Plate of Micro Fuel Cell Fabrication in UV-nanoimprint Lithography 997
Si Weihua, Dong Xiaowen, Gu Wenqi, Liu Zewen
Thermal Stress Analysis of The Microtoroid Under CO_2 Laser 1001
Guoqing Jiang, Shubin Yan, Yingzhan Yan, Jijun Xiong
Improved Thermal Stability of Power SiGe Heterojunction Bipolar Transistor with Novel Emitter Structure 1005
Ning Hu, Wan-Rong Zhang, Liang Chen, Lu Huang, Yi-Wen Huang
Investigation into Trap-assisted Tunneling Drain Leakage Current in NMOSFETs 1009
Xing Dezhi, Liu Hongxia, Li Kaicheng
An Experimental Extracted Model for Latchup Analysis in CMOS Process 1013
Ye Li, Xiaohan Gong, Weiwei Xu, Zhiliang Hong, Dirk Killat
A Novel MTJ-based Register 1017
Yanfeng Jiang, Xiaobo Zhang, Jiaxin Ju
Effect of Refractive Index of Dielectric on Transmission Properties for Metal/Dielectric/Metal Photonic Crystal 1021
Gongli Xiao, Yiping Huang, Zongming Bao
The Gate-Bias Influence for ESD Characteristic of NMOS 1025
Juan Liu, Hang Fan, Jianguo Li, Lingli Jiang, Bo Zhang
The Size Optimize of DCVSPG Logic 1029
Yuanbin Xie, Weitao Pan, Peijun Ma, Yue Hao

SESSION P2 POSTER SESSION (II)

Development and Production of ZCS Soft Switching Converter-based Gate Driver IC 1033
Jun Jiang, Xian Wu, Bo Hu, Jianjun Liao, Lu Zhao

A High Efficiency Filter-less Class-D Audio Power Amplifier 1037
Yu-Jei Lin, Wan-Rone Liou, Mei-Ling Yeh

A Synchronous Boost Regulator with PWM/PFM Mode Operation 1041
Wan-Rone Liou, Ping-Hsing Chen, Jiun-Chang Tzeng

A Low Spur Charge Pump in 0.35µm SiGe Process for PLL 1045
Song Ye, Lingling Wu, Yang Yu, Xuan Wu, Shuailin Zhou, Shoulong Tang

A Sub-1V 115nA 0.35µm CMOS Voltage Reference for Ultra Low-Power Applications 1049
Haifeng Ma, Feng Zhou

2.4 GHz Doherty Power Amplifier with On-chip Active Balun Design 1053
Mei-Guang Li, Qi-Rong Wu, Rui-Ying Shi

Digital Static Calibration Technology Used for 16-bit DAC 1056
Zhu Dongmei, Fu Dongbing, Shi Jiangang, Li Kaicheng

A Novel 0.72-6.2GHz Continuously-Tunable $\Delta\sum$ Fractional-N Frequency Synthesizer 1060
Wenfeng Lou, Xiaozhou Yan, Zhiqing Geng, Nanjian Wu

A Low Dropout Regulator with Over Current Reminder Circuits 1064
Yong-Sheng Wang, Rui-Xuan Li, Ming-Yan Yu, Feng-Chang Lai

A Sample/Hold Circuit for 80MSPS 14-bit A/D Converter 1068
Xiao Kunguang, Wang Yuxing, Xu Minyuan, Zhu Chan

Single-Inductor Dual-Output Converter with Dynamic Power Distribution 1072
Yueming Sun, Xiaobo Wu, Menglian Zhao

CCCII and CCII Based Universal Current-mode Filter with Tunable Frequency 1076
Jinguang Jiang, Jing Zhao, Wei Ma, Jingnan Liu

A Simple Parameter Extraction Method for On-Chip Inductors 1080
Xiaoming Lu, Jingtian Xi, Na Yan, Hao Min

A Novel Building Block: Universal Current Conveyor 1084
Zhang Qiujing, Wang Chunhua, Leng Yang

A Low Power Self-Sampling IF FSK Receiver 1088
Yang Xu, Baoyong Chi, Zhihua Wang

A Nonlinear Phase Frequency Detector for Fast-Lock Phase-Locked Loops 1092
Jinbao Lan, Fengchang Lai, Zhiqiang Gao, Hua Ma, Jianwei Zhang

A Parallel-Amplification Parallel-Summation Logarithmic Amplifier for UHF RFID Reader 1096
Yong Zhang, Lei Chen, Xiao-Jun Zhang, Zong-Sheng Lai

Design of Parallel Backlight LED Driver IC 1100
Jae-Hyung Lee, Li-Yan Jin, Long-Zhen Li, Pan-Bong Ha, Young-Hee Kim

Design of Compensation Circuits for Quasi-Resonant PWM Controllers 1104
Zhao Ye, Zhou Yumei, Duan Liye

A Constant-Gain Time-Amplifier with Digital Self-Calibration 1108
Baoli Tong, Wei Yan, Xiaofang Zhou

A 2.4-GHz Low-IF Front-end Receiver in 0.18-µm CMOS for IEEE 802.15.4 WPAN Applications 1112
Bao-Lin Wei, Yu-Jie Dai, Xiao-Xing Zhang, Ying-Jie Lu

An Ultra Low Power Sigma-Delta Modulator for Hearing Aid with Double-Sampling 1116
Da Qi, Yuan-Wen Li, Long-Cheng, Jun Xu, Fan Ye, Jun-Yan Ren

A 760mV CMOS Voltage Reference with Mobility and Subthreshold Slope Compensation 1120
Yongjia Li, Xiaojuan Xia, Weifeng Sun, Shengli Lu

Process-Insensitive General Purpose Rail-to-Rail Operational Amplifier Using Unity-Size Transistors 1124
Shengqi Yang, Fuding Ge

Design of a 2.5Gbps Clock-Data Recovery Circuit in 0.18um Standard CMOS Process 1128
Chen Yueyang, Zhong Shun'An, Dang Hua

A Novel Fast-Settling ADPLL Architecture with Frequency Tuning Word Presetting and Calibration 1132
Weicheng Zhang, Xuan Dai, Jing Jin, Jianjun Zhou

Design of Novel Bootstrap Driver Used in High Power BUCK Converter 1136
Zekun Zhou, Xing Ming, Bo Zhang, Zhaoji Li

Design of a Noise-canceling Differential CMOS LNA for 3.1-10.6 GHz UWB Receivers 1140
Jinhua Liu, Guican Chen, Ruizhi Zhang

True Single-Phase Energy Recovery Flip-Flop for Low-Power Application 1144
Leisheng Gao, Yumei Zhou, Hainan Liu

A 200MHz Low-Power Direct Digital Frequency Synthesizer Based on Mixed Structure of Angle Rotation 1148
Wan Shuqin, Huang Yiding, Zhang Kaihong, Yu Zongguang

0.5 V 1.3 GHz Voltage Controlled Ring Oscillator 1151
Tianwang Li, Bo Ye, Jinguang Jiang

A Zero-ESR Stable Adaptively Biased Low-dropout Regulator in Standard CMOS Technology 1155
Min Tan

Design of 16-bit 400MSPS Current Steering D/A Converter 1159
Fu Dongbing, Zhu Dongmei, Zhou Shutao, Li Kaicheng

Practical Tuning of an OTA-C Bandpass Biquad Via Recurrent Geometric Programming 1163
Roungsan Chaisricharoen, Boonruk Chipipop

Stochastic Inductance Model of OTA-based Inductor 1167
Rawid Banchuin, Rougsan Chaisrichatorn, Boonruk Chipipop
Design of Common Gate UWB LNA in CMOS 1171
Li Cai, Zhongqian Fu, Lu Huang
Battery-less Piezoceramics Mode Energy Harvesting for Automobile TPMS 1175
Liji Wu, Yixiang Wang, Chen Jia, Chun Zhang
Novel Method of Analog Circuit Schematic Synthesis 1179
Yuping Wu
A Jitter Measurement Circuit Based On Dual Resolution Vernier Oscillator 1183
Wei Tang, Jianhua Feng, Chunglen Lee
Multi-classifier Fusion Approach Based on Data Clustering for Analog Circuits Fault Diagnosis 1187
Guoming Song, Houjun Wang, Hong Liu, Shuyan Jiang
Hierarchical SoC Testing Scheduling Based on the Ant Colony Algorithm 1191
Xiaole Cui, Wei Cheng, Xiaoye Wang, Liang Yin, Yachun Sun, Yan Zhou
Novel TSC CMOS Circuit 1195
Jeong Beom Kim
Full Coverage Location of Logic Resource Faults in A SOC Co-Verification Technology Based FPGA Functional Test Environment 1198
Y. B. Liao, P. Li, A. W. Ruan, W. Li, W. C. Li
Power Noise Analysis Acceleration Technique by Linear Programming 1202
Goro Suzuki, Takeshi Gomakubo
Effectiveness Analysis of Low Power Technique of Dynamic Logic Under Temperature and Process Variations 1206
Jinhui Wang, Wuchen Wu, Na Gong, Wang Zhang, Ligang Hou
Variation RLC Model of Interconnect Based on Weibull Distribution 1210
Li Jianwei, Yang Yintang, Dong Gang, Wang Zeng
Surface-Potential-Based Analysis of Bias-Dependent Series Resistance in LDD MOSFET 1214
Lei Chen, Ling-Ling Sun, Jun Liu
DCCB and SCC Based Fast Circuit Partition Algorithm For Parallel SPICE Simulation 1217
Xiaowei Zhou, Yu Wang, Huazhong Yang
An Improved Resource Allocation Algorithm for Testability 1221
Sun Qiang
Architecture of SystemC Based Emulator for ReMAP 1225
Lai Wei, Peng Dai, Xin'An Wang, Yanliang Liu
The Verification of the Substrate Mathematics Model and Optimization of the Substrate Noise Canceling Technique in Mixed Signal ICs 1230
Dongfang Cheng, Wenrong Yang, Jiongming Wang
Multi-Voltage and Level-Shifter Assignment Driven Floorplanning 1234
Bei Yu, Sheqin Dong, Satoshi Goto
A New Electrothermally-Aware Methodology for Full-Chip Temperature Optimization 1238
Gang Dong, Peng Leng, Changchun Chai, Yintang Yang
Design of SoC Verification Platform Based on VMM Methodology 1242
Lu Kong, Wu-Chen Wu, Yong He, Ming He, Zhong-Hua Zhou
Transistor Permutation for Better Transistor Chaining 1246
Xun Chen, Jianwen Zhu
Convex-cost Flow Based Redundant-Via Insertion with Density-Balance Consideration 1250
Wei Guo, Song Chen, Mei-Fang Chiang, Jian-Wei Shen, Takeshi Yoshimura
Design and Implementation of MCU Chip for Automobile TPMS 1254
Bin Xiao, Liji Wu, Chen Jia, Chun Zhang
Formal Verification of Mixed-signal Circuits Using Extended PSL 1258
Meng Zhang, Deyuan Gao, Xiaoya Fan
Pin Assignment for Wire Length Minimization After Floorplanning Phase 1264
Xu He, Sheqin Dong
Congestion-driven Floorplanning Based on Two-stage Optimization 1268
Fubing Mao, Yuchun Ma, Ning Xu, Shenghua Liu, Yu Wang, Xianlong Hong
Template-based Compilation for Coarse-grained Reconfigurable Processor 1272
Shouyi Yin, Chongyong Yin, Leibo Liu, Shaojun Wei
Formal Verification of Full-Wave Rectifier: A Case Study 1276
Kusum Lata, H S Jamadagni
SystemVerilog-based Verification Environment Using SystemC Custom Hierarchical Channel 1280
Myoung-Keun You, Gi-Yong Song
Asynchronous Dual-Mode Buck Converter Design with Protection Circuits in 0.13μm CMOS Process for Battery Applications 1284
Jefferson A. Hora, Jiun-Chang Zeng, Wan-Rone Liou
An Introduction to Assertion-Based Verification 1288
Yunfeng Tao
Author Index