

# **2009 International Test Conference**

## **(ITC 2009)**

**Austin, Texas, USA  
1-6 November 2009**



**IEEE Catalog Number:** CFP09ITC-PRT  
**ISBN:** 978-1-4244-4868-5

# TABLE OF CONTENTS

## PLENARY SESSION

<b>Design- and Manufacturing-aware Test Is Our Future.....</b>	1
<i>Antun Domic</i>	
<b>Design and Test Challenges for 32 nm and Beyond .....</b>	2
<i>Shekhar Borkar</i>	

## SESSION 1 TEST QUALITY AND DIAGNOSIS

<b>Comparing the Effectiveness of Deterministic Bridge Fault and Multiple-Detect Stuck Fault Patterns for Physical Bridge Defects: A Simulation and Silicon Study .....</b>	3
<i>Sandeep Kumar Goel, Narendra Devta-Prasanna, Mark Ward</i>	
<b>Defect-Oriented Cell-Aware ATPG and Fault Simulation for Industrial Cell Libraries and Designs .....</b>	13
<i>F. Hapke, R. Krenz-Baath, A. Glowatz, J. Schloeffel, H. Hashempour, S. Eichenberger, C. Hora, D. Adolfsson</i>	
<b>Test Effectiveness Evaluation Through Analysis of Readily-Available Tester Data .....</b>	23
<i>Yen-Tzu Lin, R. D. (Shawn) Blanton</i>	
<b>Application of Non-parametric Statistics of the Parametric Response for Defect Diagnosis .....</b>	33
<i>R. Gudavalli, W. R. Daasch, P. Nigh, D. Heaberlin</i>	

## SESSION 2 BOUNDARY-SCAN

<b>Testing Bridges to Nowhere - Combining Boundary Scan and Capacitive Sensing.....</b>	43
<i>Stephen Sunter, Kenneth P. Parker</i>	
<b>Intel®IBIST, the Full Vision Realized .....</b>	53
<i>Jay Nejedlo, Rahul Khanna</i>	
<b>Fast Extended Test Access Via JTAG and FPGAs .....</b>	64
<i>Sergei Devadze, Artur Jutman, Igor Aleksejev, Raimund Ubar</i>	
<b>Boundary-Scan Adoption – An Industry Snapshot with Emphasis on the Semiconductor Industry .....</b>	71
<i>Philip B. Geiger, Steve Butkovich</i>	

## SESSION 4 DELAY TEST AND POWER-AWARE TEST

<b>Minimizing Outlier Delay Test Cost in the Presence of Systematic Variability .....</b>	81
<i>Dragoljub (Gagi) Drmanac, Brendon Bolin, Li C. Wang, Magdy S. Abadir</i>	
<b>Accurate Measurement of Small Delay Defect Coverage of Test Patterns .....</b>	91
<i>Narendra Devta-Prasanna, Sandeep Kumar Goel, Arun Gunda, Mark Ward, Prabhakaran Krishnamurthy</i>	
<b>Capture Power Reduction Using Clock Gating Aware Test Generation .....</b>	101
<i>Krishna Chakravadhanula, Vivek Chickermane, Brion Keller, Patrick Gallagher, Prashant Narang</i>	

## SESSION 5 UNDERSTANDING FREQUENCY BEHAVIOR ON A DEVICE

<b>AutoRex: An Automated Post-Silicon Clock Tuning Tool .....</b>	110
<i>D. Tadesse, J. Grodstein, R. I. Bahar</i>	
<b>Using Transition Test to Understand Timing Behavior of Logic Circuits on UltraSPARC™ T2 Family .....</b>	120
<i>Liang-Chi Chen, Paul Dickinson, Peter Dahlgren, Scott Davidson, Olivier Caty, Kevin Wu</i>	
<b>Data Learning Techniques and Methodology for Fmax Prediction .....</b>	130
<i>Janine Chen, Li C. Wang, Po-Hsien Chang, Jing Zeng, Stanley Yu, Michael Mateja</i>	

## SESSION 6 RF TESTING

<b>Built-in EVM Measurement for OFDM Transceivers Using All-digital DFT .....</b>	140
<i>Ender Yilmaz, Afsaneh Nassery, Sule Ozev, Erkan Acar</i>	

<b>Enabling GSM/GPRS/EDGE EVM Testing on Low Cost Multi-Site Testers .....</b>	150
<i>Bobby Lai, Chris Rivera, Khurram Waheed</i>	
<b>Low Cost AM/AM and AM/PM Distortion Measurement Using Distortion-to-Amplitude Transformations .....</b>	157
<i>Shreyas Sen, Shyam Devarakond, Abhijit Chatterjee</i>	

## **SESSION 7 EMBEDDED MEMORY TEST AND REPAIR**

<b>Fault Diagnosis for Embedded Read-Only Memories .....</b>	167
<i>N. Mukherjee, A. Pogiel, J. Rajski, J. Tyszer</i>	
<b>A Novel Test Flow for One-Time-Programming Applications of NROM Technology .....</b>	177
<i>Ching-Yu Chin, Yao-Te Tsou, Chi-Min Chang, Mango C. T. Chao</i>	
<b>A Comprehensive TCAM Test Scheme: An Optimized Test Algorithm Considering Physical Layout and Combining Scan Test with At-Speed BIST Design .....</b>	186
<i>Hsiang-Huang Wu, Jih-Nung Lee, Ming-Cheng Chiang, Po-Wei Liu, Chi-Feng Wu</i>	

## **SESSION 8 MICROPROCESSOR SUPPLY NOISE AND I/O TEST**

<b>On-Chip Power Supply Noise Measurement Using Time Resolved Emission (TRE) Waveforms of Light Emission from Off-State Leakage Current (LEOSLC).....</b>	196
<i>Franco Stellari, Peilin Song, John Sylvestri, Darrell Miles, Orazio Forlenza, Donato Forlenza</i>	
<b>Voltage Transient Detection and Induction for Debug and Test .....</b>	206
<i>Rex Petersen, Pankaj Pant, Pablo Lopez, Aaron Barton, Jim Ignowski, Doug Josephson</i>	
<b>Cache-Resident Self-Testing for I/O Circuitry.....</b>	216
<i>Sankar Gurumurthy, Darren Bertanzetti, Peter Jakobsen, Jeff Rearick</i>	

## **SESSION 9 ADVANCES IN TEST COMPRESSION**

<b>Compression-Aware Pseudo-Functional Testing .....</b>	224
<i>Feng Yuan, Qiang Xu</i>	
<b>Compression Based on Deterministic Vector Clustering of Incompatible Test Cubes .....</b>	234
<i>G. Mrugalski, N. Mukherjee, J. Rajski, D. Czysz, J. Tyszer</i>	
<b>On Simultaneous Shift- and Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment .....</b>	244
<i>Xiao Liu, Qiang Xu</i>	

## **SESSION 10 LIMITED-ACCESS IN-CIRCUIT BOARD TEST TECHNIQUES**

<b>An Economical, Precise and Limited Access In-Circuit Test Method for Pulse-Width Modulation (PWM) Circuits.....</b>	254
<i>Albert Yeh, Jesse Chou, Max Lin</i>	
<b>Augmenting Board Test Coverage with New Intel Powered Opens Boundary Scan Instruction .....</b>	263
<i>Chwee Liong Tee, Tzyy Haw Tan, Chin Chuan Ng</i>	
<b>An Outlier Detection Based Approach for PCB Testing .....</b>	273
<i>Xin He, Yashwant Malaiya, Anura P. Jayasunana, Kenneth P. Parker, Stephen Hird</i>	

## **SESSION 11 JITTER, JITTER, JITTER!**

<b>SSC Applied Serial ATA Signal Generation and Analysis By Analog Tester Resources .....</b>	283
<i>Hideo Okawara</i>	
<b>A Robust Method for Identifying a Deterministic Jitter Model in a Total Jitter Distribution .....</b>	292
<i>Takahiro J. Yamaguchi, Kiyotaka Ichiyama, Harry X. Hou, Masahiro Ishida</i>	
<b>Dynamic Arbitrary Jitter Injection Method For &gt;6.5Gb/s SerDes Testing .....</b>	302
<i>T. Fujibe, M. Suda, K. Yamamoto, Y. Nagata, K. Fujita, D. Watanabe, T. Okayasu</i>	
<b>A Timestamping Method Using Reduced Cost ADC Hardware.....</b>	312
<i>Timothy D. Lyons</i>	

## **SESSION 12 TEST POTPOURRI**

<b>A Novel Architecture for On-Chip Path Delay Measurement .....</b>	320
<i>Xiaoxiao Wang, Mohammad Tehranipoor, Ramyanshu Datta</i>	
<b>Low Cost Test Point Insertion Without Using Extra Registers for High Performance Design.....</b>	330
<i>Haoxing Ren, Mary Kusko, Victor Kravets, Rona Yaari</i>	
<b>Test Economics for Homogeneous Manycore Systems.....</b>	338
<i>Lin Huang, Qiang Xu</i>	
<b>Physical Defect Modeling for Fault Insertion in System Reliability Test.....</b>	348
<i>Zhaobo Zhang, Zanglei Wang, Xinli Gu, Krishnendu Chakrabarty</i>	

## **SESSION 13 TEST TECHNIQUES FOR ADCS/MIXED-SIGNAL DEVICES**

<b>BIST Scheme for RF VCOs Allowing the Self-Correction of the CUT .....</b>	358
<i>L. Testa, H. Lapuyade, Y. Deval, O. Mazouffre, J. L. Carbonero, J. B. Begueret</i>	
<b>A2DTest: A Complete Integrated Solution for On-chip ADC Self-test and Analysis .....</b>	368
<i>Brendan Mullane, Vincent O'Brien, Ciaran Macnamee, Thomas Fleischmann</i>	
<b>New Modeling Methods for Bounded Gaussian Jitter (BGJ)/Noise (BGN) and Their Applications in Jitter/Noise Estimation/Testing .....</b>	378
<i>Masashi Shimanouchi, Mike Peng Li, Daniel Chow</i>	

## **SESSION 14 IMPROVING YIELD ON YOUR SAME OLD ATE**

<b>Thermal Characterization of BIST, Scan Design and Sequential Test Methodologies.....</b>	386
<i>Muzaffer O. Simsir, Niraj K. Jha</i>	
<b>Cost-Effective Approach to Improve EMI Yield Loss .....</b>	395
<i>Hsuan-Chung Ko, Deng-Yao Chang, Cheng-Nan Hu</i>	
<b>A Development Platform and Electronic Modules for Automated Test up to 20 Gbps .....</b>	403
<i>D. C. Keezer, C. Gray, A. Majid, D. Minier, P. Ducharme</i>	

## **SESSION 15 GETTING WORKING SILICON**

<b>Microprocessor System Failures Debug and Fault Isolation Methodology .....</b>	414
<i>M. Enamul Amyeen, Srikanth Venkataraman, Mun Wai Mak</i>	
<b>Design for Failure Analysis Inserting Replacement-type Observation Points for LVP .....</b>	424
<i>Junpei Nonaka, Toshio Ishiyama, Kazuki Shigeta</i>	
<b>Feature Based Similarity Search with Application to Speedpath Analysis.....</b>	434
<i>Nicholas Callegari, Li C. Wang, Pouria Bastani</i>	

## **SESSION 16 VERIFICATION AND DIAGNOSTIC ATPG**

<b>Speeding Up Bounded Sequential Equivalence Checking with Cross-Timeframe State-Pair Constraints from Data Learning .....</b>	444
<i>Chia-Ling(Lynn) Chang, Charles H. P. Wen, Jayanta Bhadra</i>	
<b>An Ant Colony Optimization Technique for Abstraction-Guided State Justification .....</b>	452
<i>Min Li, Michael S. Hsiao</i>	
<b>Diagnostic Test Generation for Transition Faults Using a Stuck-at ATPG Tool .....</b>	462
<i>Yoshinobu Higami, Yosuke Kurose, Satoshi Ohno, Hironori Yamaoka, Hiroshi Takahashi, Yoshihiro Shimizu, Takashi Aikyo, Yuzo Takamatsu</i>	

## **SESSION 17 X-HANDLING FOR MISR SIGNATURE**

<b>X-Alignment Techniques for Improving the Observability of Response Compactors.....</b>	471
<i>Ozgur Sinanoglu, Sobeeh Almukhaizim</i>	
<b>An Industrial Case Study for X-Canceling MISR.....</b>	481
<i>Joon-Sung Yang, Nur A. Touba, Shih-Yu Yang, T. M. Mak</i>	
<b>Test Point Insertion Using Functional Flip-Flops to Drive Control Points.....</b>	491
<i>Joon-Sung Yang, Benoit Nadeau-Dostie, Nur A. Touba</i>	

## **SESSION 18 INNOVATIVE SOLUTIONS**

<b>Running Scan Test on Three Pins: Yes We Can!</b> .....	501
<i>Jocelyn Moreau, Thomas Droniou, Philippe Lebourg, Paul Armagnat</i>	
<b>A Novel Array-based Test Methodology for Local Process Variation Monitoring</b> .....	511
<i>Tseng-Chin Luo, Mango C. T. Chao, Michael S. Y. Wu, Kuo-Tsai Li, Chin. C. Hsia, Huan-Chi Tseng, Chuen-Uan Huang, Yuan-Yao Chang, Samuel C. Pan, Konrad K. L. Young</i>	
<b>Fast Circuit Topology Based Method to Configure the Scan Chains in Illinois Scan Architecture</b> .....	520
<i>Swapneel Donglikar, Mainak Banga, Maheshwar Chandrasekar, Michael S. Hsiao</i>	

## **LECTURE 1 POST-SILICON TEST, DEBUG AND VALIDATION**

<b>Structural Test of Power-Only Defects: ATPG or Ad-hoc?</b> .....	530
<i>Baosheng Wang, Grady Giles, Jayalakshmi Rajaraman, Kanwaldeep Sobi, Derrick Losli, Dwight Elvey, Jeff Fitzgerald, Ron Walther, Jeff Rearick</i>	
<b>Using the Multiple-Clue Approach for System Testing on AIRBUS FAL (Final Assembly Line)</b> .....	531
<i>Fassely Doumbia, Odile Laurent, Didier Atger, Chantal Robach</i>	
<b>Post-Silicon Validation: It's the Unique Fails that Hurt You</b> .....	540
<i>P. K. Ahuja</i>	

## **LECTURE 3 INNOVATIVE APPROACHES TO PERFORMANCE TEST**

<b>Tolerance of Performance Degrading Faults for Effective Yield Improvement</b> .....	541
<i>Tong-Yu Hsieh, Mervin A. Breuer, Murali Annavaram, Sandeep K. Gupta, Kuen-Jong Lee</i>	
<b>The Best of Both Worlds: Merging the Benefits of Rack &amp; Stack and Universal ATE</b> .....	551
<i>Ping Lu, Daniel Glaser, Gürkan Uygur, Klaus Helmreich</i>	
<b>At-speed Test on the QorIQ™ P2020 Platform</b> .....	561
<i>Colin D. Renfrew, Brian Booth, Shweta Latawa, Rick Woltenberg, Carol Pyron</i>	

## **EMBEDDED TUTORIAL 1 TESTING 3-D CHIPS CONTAINING THROUGH-SILICON VIAS**

<b>Testing 3D Chips Containing Through-Silicon Vias</b> .....	569
<i>Erik Jan Marinissen, Yervant Zorian</i>	

## **EMBEDDED TUTORIAL 3 NEW BOUNDARY-SCAN-BASED STANDARDS**

<b>Doing More with Less – An IEEE 1149.7 Embedded Tutorial : Standard for Reduced-pin and Enhanced-functionality Test Access Port and Boundary-Scan Architecture</b> .....	580
<i>Adam W Ley</i>	

## **PANEL 1 40 YEARS OF RELIABLE COMPUTING MAT STANFORD CRC**

<b>40 Years of Reliable Computing at Stanford CRC</b> .....	590
<i>Nur A. Touba</i>	
<b>The ROAR Project (1997-2002)— Looking Back</b> .....	591
<i>Nirmal R. Saxena</i>	
<b>The ARGOS Project</b> .....	592
<i>Na</i>	
<b>Test Chip Experiments at Stanford CRC</b> .....	593
<i>Ahmed Al-Yamani, Jonathan Chang, Piero Franco, James Li, Siyad Ma, Subhasish Mitra, Intaik Park, Chao-Wen Tseng, Erik Volkerink</i>	

## **PANEL 2 CAN EDA HELP SOLVE ANALOG TEST AND DFT CHALLENGES?**

<b>Can EDA Help Solve Analog Test and DFT Challenges?</b> .....	594
<i>R. Datta</i>	

<b>EDA for Analog DFT? – Designers Must Get on the Bus.....</b>	595
<i>Stephen Sunter</i>	

### **PANEL 3 TESTING OF 3-D CHIPS: IS THERE ANYTHING NEW UNDER THE SUN?**

<b>Testing of 3D Chips: Is There Anything New Under the Sun? .....</b>	596
<i>E. J. Marinissen</i>	
<b>Test Challenges for 3D-SICs: All the Old, Most of the Recent, and Then Some New! .....</b>	597
<i>Erik Jan Marinissen</i>	
<b>Implications of 3-D Integrated Circuits at Board Test .....</b>	598
<i>Kenneth P. Parker</i>	

### **PANEL 4 POWER FAULTS – WHAT IS OUR TOLERANCE FOR DEFECTS?**

<b>Power Faults - What is Our Tolerance for Defects? .....</b>	600
<i>Grady Giles</i>	

### **PANEL 5 PHYSICALLY-AWARE DFT: IS IT WORTH ALL THE HEAVY LIFTING?**

<b>Physically Aware DFT: Is It Worth All The Heavy Lifting? .....</b>	601
<i>Leroy Winemberg</i>	

### **PANEL 6 PREDICTIVE SOLUTIONS FOR TEST – THE NEXT DFT PARADIGM?**

<b>Predictive Solutions for Test – The Next DFT Paradigm? .....</b>	603
<i>Chris Allsup, Rohit Kapur</i>	

### **PANEL 7 HOW (UN)AFFORDABLE IS THE TRUE COST OF TEST?**

<b>Panel Synopsis - How (Un)Affordable is True Cost of Test? .....</b>	604
<i>Rubin A. Parekhji</i>	
<b>Panel Synopsis - How (Un)Affordable is True Cost of Test? .....</b>	606
<i>Alfred Crouch</i>	
<b>How (Un)Affordable is the True Cost of Test?.....</b>	607
<i>Scott Davidson</i>	

### **POSTER SESSION**

<b>Eliminating Product Infant Mortality Failures Using Prognostic Analysis .....</b>	608
<i>Len Losik</i>	
<b>Automatic Diagnostic Tool for Analog-Mixed Signal and RF Load Boards.....</b>	609
<i>Sukeshwar Kannan, Bruce C. Kim</i>	
<b>Scalable and Efficient Integrated Test Architecture.....</b>	610
<i>Michele Portolan, Suresh Goyal, Bradford Van Treuren</i>	
<b>Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits .....</b>	611
<i>Shiue-Tsung Shen, Wei-Hsiao Liu, James Chien-Mo Li, I-Chun Cheng</i>	
<b>Low Power Multi-Chains Encoding Scheme for SoC in Low-Cost Environment .....</b>	612
<i>Po-Han Wu, Jiann-Chyi Rau</i>	
<b>Power and Thermal Constrained Test Scheduling .....</b>	613
<i>Chunhua Yao, Kewal K. Saluja, Parameswaran Ramanathan</i>	
<b>Power Scan: DFT for Power Switches in VLSI Designs.....</b>	614
<i>Bing-Chuan Bai, Chien-Mo Li, Augusli Kifli, Even Tsai, Kun-Cheng Wu</i>	
<b>IEEE P1687 IJTAG : A Presentation of Current Technology .....</b>	615
<i>Ken Posse, Al Crouch, Jeff Rearick</i>	
<b>Test Mode Entry and Exit Methods for IEEE P1581 Compliant Devices.....</b>	616
<i>Heiko Ehrenberg</i>	

<b>A Novel Multisite Testing Techniques by Using Frequency Synthesizer .....</b>	617
<i>Boyon Kim, Il-Chan Park, Giseob Song, Wooseong Choi, Byeong-Yun Kim, Kyutaek Lee, Chi-Young Choi</i>	
<b>Design-for-Secure-Test for Crypto Cores.....</b>	618
<i>Youhua Shi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki</i>	
<b>Non-Invasive RF Built-in Testing Using On-chip Temperature Sensors .....</b>	619
<i>E. Aldrete, M. Onabajo, J. Altet, D. Mateo, J. Silva-Martinez</i>	
<b>NAND Flash Testing: A Preliminary Study on Actual Defects.....</b>	620
<i>P. D. Mauroux, A. Virazel, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, B. Godard</i>	
<b>Built-in Self Test for Error Vector Magnitude Measurement of RF Transceiver.....</b>	621
<i>Bilal El Kassir, Christophe Kelma, Bernard Jarry, Michel Campovecchio</i>	
<b>Fine Resolution Double Edge Clipping with Calibration Technique for Built-In At-Speed Delay Testing .....</b>	622
<i>Chen-I Chung, Shuo-Wen Chang, Ching-Hwa Cheng</i>	
<b>Portable Simulation/Emulation Stimulus on an Industrial-strength SoC.....</b>	623
<i>Francisco Torres, Rohit Srivastava, Javier Ruiz, H. P. Wen, Mrinal Bose, Jayanta Bhadra</i>	
<b>Test Infrastructures Evaluation at Transaction Level .....</b>	624
<i>Stefano Di Carlo, Nadereh Hatami, Paolo Prinetto</i>	
<b>Trace Signal Selection for Debugging Electrical Errors in Post-Silicon Validation.....</b>	625
<i>Xiao Liu, Qiang Xu</i>	
<b>Defect Coverage of Non-intrusive Board Tests (NBT): What Does it Mean When a Non-intrusive Board Test Passes? .....</b>	626
<i>Adam W. Ley</i>	
<b>What is IEEE P1149.8.1 and Why?.....</b>	627
<i>Ken Parker, Jeff Burgess</i>	
<b>Manufacturing Data: Maximizing Value Using Component-To-System Analysis .....</b>	628
<i>Matthias Kamm</i>	
<b>High Speed I/O Test Cable Assembly Interfaces for Next Generation Multi-Gigabit Serial Protocols.....</b>	629
<i>Jim Vana, Alexander Barr, Richard Scherer, Abhay Joshi</i>	

## **ITC 2008 BEST PAPER**

<b>Test Access Mechanism for Multiple Identical Cores.....</b>	630
<i>Grady Giles, Jing Wang, Anuja Sehgal, Kedarnath J. Balakrishnan, James Wingfield</i>	
<b>Author Index</b>	