

# **2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools**

## **(DSD 2009)**

**Patras, Greece  
27 – 29 August 2009**

**Pages 1 - 397**



**IEEE Catalog Number: CFP09291-PRT  
ISBN: 978-1-4244-4768-8**

# TABLE OF CONTENTS

## **MPSoC-1: SYSTEMS-ON-A-CHIP AND MULTIPROCESSOR SoCs (1):**

|   |    |
|---|----|
| <b>A Dynamic Hybrid Cache Coherency Protocol for Shared-Memory MPSoC .....</b>                        | 1  |
| <i>Hajer Chtioui, Rabie Ben Attallah, Smail Niar, Jean-Luc Dekeyser, Mohamed Abid</i>                 |    |
| <b>An Efficient Hardware Architecture for Packet Re-sequencing in Network Processors MPSoCs .....</b> | 9  |
| <i>Shadi Traboulsi, Michael Meitinger, Rainer Ohlendorf, Andreas Herkersdorf</i>                      |    |
| <b>An Effective Replacement Strategy of Cache Memory for an SMT Processor .....</b>                   | 17 |
| <i>Yoshiyasu Ogasawara, Hironori Nakajo</i>   |    |
| <b>An Evaluation of Behaviors of S-NUCA CMPs Running Scientific Workload .....</b>                    | 24 |
| <i>Pierfrancesco Foglia, Francesco Panicucci, Cosimo Antonio Prete, Marco Solinas</i>                 |    |

## **SS-1: SYSTEM SYNTHESIS (1):**

|  |    |
|--|----|
| <b>A Priority-Based Budget Scheduler with Conservative Dataflow Model .....</b>                                    | 32 |
| <i>Marcel Steine, Marco Bekooij, Maarten Wiggers</i>   |    |
| <b>Improving the Performance of the Divide-Add Fused Operation Using Variable Latency Quotient Generation.....</b> | 40 |
| <i>Alexandru Amaricai, Oana Boncalo</i>  |    |
| <b>Distributed Collaborative Design of a Mixed-Signal IP Component.....</b>  | 45 |
| <i>Adam Pawlak, Piotr Penkala, Paweł Fras, Wojciech Sakowski, Günter Grau, Szymon Grzybek, Alexander Stanitzki</i> |    |

## **CD-1: CIRCUIT DESIGN (1):**

|  |    |
|--|----|
| <b>A Hazard-Free Delay-Insensitive 4-phase On-Chip Link Using MVCM Signaling .....</b>       | 53 |
| <i>Mohammad Fattah, Soodeh Aghli Moghaddam, Siamak Mohammadi</i>                             |    |
| <b>Improving Latency of Quantum Circuits by Gate Exchanging .....</b>                        | 59 |
| <i>Naser Mohammadzadeh, Morteza Saheb Zamani, Mehdi Sedighi</i>                              |    |
| <b>Run-Time Reconfigurable Array Using Magnetic RAM .....</b>                                | 66 |
| <i>Victor Silva, Luis B. Oliveira, Jorge R. Fernandes, Mario P. Vestias, Horacio C. Neto</i> |    |

## **FTD-1: FAULT TOLERANCE IN DIGITAL SYSTEM DESIGN:**

|  |    |
|--|----|
| <b>Robustness Check for Multiple Faults Using Formal Techniques.....</b>                       | 74 |
| <i>Stefan Frehse, Görschwin Fey, André Sifflow, Rolf Drechsler</i>                             |    |
| <b>Instruction Precomputation for Fault Detection.....</b>                                     | 80 |
| <i>Demid Borodin, B.H.H. (Ben) Juurlink, Stefanos Kaxiras</i>                                  |    |
| <b>Soft Error Tolerant Asynchronous Circuits Based on Dual Redundant Four State Logic.....</b> | 89 |
| <i>Werner Friesenbichler, Andreas Steininger</i>   |    |
| <b>High Availability Fault Tolerant Architectures Implemented into FPGAs.....</b>              | 97 |
| <i>Martin Straka, Zdenek Kotasek</i>   |    |

## **MPSoC-2: SYSTEMS-ON-A-CHIP AND MULTIPROCESSOR SoCs (2):**

|  |     |
|--|-----|
| <b>Data Encoding for Low-Power in Wormhole-Switched Networks-on-Chip.....</b>                          | 105 |
| <i>Maurizio Palesi, Fabrizio Fazzino, Giuseppe Ascia, Vincenzo Catania</i>                             |     |
| <b>Exploration of Slot Allocation for On-Chip TDM Virtual Circuits.....</b>                            | 113 |
| <i>Li Tong, Zhonghai Lu, Hua Zhang</i>   |     |
| <b>Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms .....</b>                            | 119 |
| <i>Amit Kumar Singh, Wu Jigang, Alok Prakash, Thambipillai Srikanthan</i>                              |     |
| <b>Architectural Exploration of Per-Core DVFS for Energy-Constrained On-Chip Networks .....</b>        | 127 |
| <i>Alexander Wei Yin, Liang Guang, Ethiopia Nigussie, Pasi Liljeberg, Jouni Isoaho, Hannu Tenhunen</i> |     |

## **SS-2: SYSTEM SYNTHESIS (2):**

|   |     |
|---|-----|
| <b>Power Management Aware Low Leakage Behavioural Synthesis</b> .....   | 133 |
| <i>Sven Rosinger, Kiril Schröder, Wolfgang Nebel</i>  |     |
| <b>Variation-tolerant Design Using Residue Number System</b> .....  | 141 |
| <i>Ioannis Kouretas, Vassilis Palioras</i>  |     |
| <b>Optimized Reconfigurable RTL Components for Performance Improvements During High-Level Synthesis</b> ..... | 148 |
| <i>George Economakos, Sotiris Xydis</i>   |     |
| <b>Combined SD-RNS Constant Multiplication</b> .....  | 156 |
| <i>E. Vassalos, D. Bakalis</i>  |     |

## **CD-2: CIRCUIT DESIGN (2):**

|  |     |
|--|-----|
| <b>Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures</b> .....   | 164 |
| <i>Ayse K. Coskun, Andrew B. Kahng, Tajana Simunic Rosing</i>  |     |
| <b>Calibration Method for a CMOS 0.06mm<sup>2</sup> 150MS/s 8-bit ADC</b> .....  | 172 |
| <i>Nikos Petrellis, Michael Birbas, John Kikidis, Alexios Birbas</i>   |     |
| <b>Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-energy Applications</b> ..... | 177 |
| <i>José Carlos García-Montesdeoca, Juan A. Montiel-Nelson, Saeid Nooshabadi, J. Sosa, Héctor Navarro</i>                                     |     |

## **PI-1: POSTER INTRODUCTION / POSTER SESSION (1):**

|  |     |
|--|-----|
| <b>An Adaptive Unicast/Multicast Routing Algorithm for MPSoCs</b> .....  | 181 |
| <i>Masoumeh Ebrahimi, Masoud Daneshlatab, Pasi Liljeberg, Hannu Tenhunen</i>                                   |     |
| <b>Model-Driven Design of Embedded Multimedia Applications on SoCs</b> .....                                   | 185 |
| <i>Adolf Abdallah, Abdoulaye Gamatié, Jean-Luc Dekeyser</i>  |     |
| <b>GridRT: A Massively Parallel Architecture for Ray-Tracing Using Uniform Grids</b> .....                     | 189 |
| <i>Alexandre Solon Nery, Nadia Nedjah, Felipe Maia Galvão França</i>   |     |
| <b>Using Integer Linear Programming in Test-bench Generation for Evaluating Communication Processors</b> ..... | 195 |
| <i>Eric Senn, David Monnerieau, André Rossi, Nathalie Julien</i>   |     |
| <b>Reliability Estimation Process</b> .....  | 199 |
| <i>T. Koal, Daniel Scheit, Heinrich Theodor Vierhaus</i>   |     |
| <b>Time-Varying Network Fault Model for the Design of Dependable Networked Embedded Systems</b> .....          | 203 |
| <i>Franco Fummi, Davide Quaglia, Francesco Stefanni</i>  |     |
| <b>Block-Level Fault Model-Free Debug and Diagnosis in Digital Systems</b> .....                               | 207 |
| <i>Raimund Ubar, Sergei Kostin, Jaan Raik</i>  |     |
| <b>High Performance Image Processing on a Massively Parallel Processor Array</b> .....                         | 211 |
| <i>Roberto R. Osorio, César Díaz-Resco, Javier D. Bruguera</i>   |     |

## **MPSoC-3: SYSTEMS-ON-A-CHIP AND MULTIPROCESSOR SoCs (3):**

|  |     |
|--|-----|
| <b>Thermal-Aware Test Scheduling for Core-Based SoC in an Abort-on-First-Fail Test Environment</b> ..... | 215 |
| <i>Zhiyuan He, Zebo Peng, Petru Eles</i>   |     |
| <b>Low Power Encoding in NoCs Based on Coupling Transition Avoidance</b> .....                           | 223 |
| <i>Meysam Taassori, Shaahin Hessabi</i>  |     |
| <b>Hierarchical NoCs for Optimized Access to Shared Memory and IO Resources</b> .....                    | 231 |
| <i>Andreas Lankes, Thomas Wild, Andreas Herkersdorf</i>  |     |
| <b>Storage Architecture for an On-chip Multi-core Processor</b> .....                                    | 239 |
| <i>Mengxiao Liu, Weixing Ji, Jiaxin Li, Xing Pu</i>  |     |

## **SAC: SYNTHESIS OF ARITHMETIC CIRCUITS:**

|  |     |
|--|-----|
| <b>Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs</b> .....                        | 247 |
| <i>Rui Duarte, Horácio Neto, Mário Véstias</i>   |     |
| <b>A Comparative Study of Parallel Prefix Adders in FPGA Implementation of EAC</b> .....                   | 255 |
| <i>Feng Liu, Fariborz Fereydouni_Forouzandeh, Otmane Ait Mohamed, Gang Chen, Xiaoyu Song, Qingping Tan</i> |     |
| <b>Streaming Reduction Circuit</b> .....   | 261 |
| <i>Marco Gerards, Jan Kuper, André Kokkelerv, Bert Molenkamp</i>   |     |
| <b>Variable Latency Rounding for Golschmidt Algorithm with Parallel Remainder Estimation</b> .....         | 267 |
| <i>Daniel Piso Fernandez, Javier Diaz Bruguera</i>   |     |

## **CD-3: CIRCUIT DESIGN (3):**

|  |     |
|--|-----|
| <b>Pulse Generation for On-chip Data Transmission.....</b>   | 275 |
| <i>Simon J. Hollis</i>   |     |
| <b>High Performance Bootstrapped CMOS Dual Supply Level Shifter for 0.5V Input and 1V Output .....</b> | 283 |
| <i>José Carlos García-Montesdeoca, Juan A. Montiel-Nelson, Saeid Nooshabadi</i>                        |     |
| <b>Performance-Effective Compaction of Standard-Cell Libraries for Digital Design.....</b>             | 287 |
| <i>Andrea Ricci, Ilaria De Munari, Paolo Ciampolini</i>  |     |

## **FTD-2: FAULT TOLERANCE IN DIGITAL SYSTEM DESIGN (2):**

|  |     |
|--|-----|
| <b>On the Risk of Fault Coupling over the Chip Substrate .....</b>                               | 295 |
| <i>Peter Tummeltshammer, Andreas Steininger</i>  |     |
| <b>Heterogeneous Multiprocessor Synthesis under Performance and Reliability Constraints.....</b> | 303 |
| <i>Makoto Sugihara</i>   |     |
| <b>A Hardware-Scheduler for Fault Detection in RTOS-Based Embedded Systems .....</b>             | 311 |
| <i>Jimmy Tarrillo, Letícia Maria Bolzani Pöhls, Fabian Vargas</i>                                |     |
| <b>Reliable Railway Station System Based on Regular Structure Implemented in FPGA .....</b>      | 318 |
| <i>Jaroslav Borecký, Pavel Kubalík, Hana Kubátová</i>  |     |
| <b>Dependable Controller Design Using Polymorphic Counters.....</b>                              | 325 |
| <i>Richard Ruzicka</i>   |     |

## **MPSoC-4: SYSTEMS-ON-A-CHIP AND MULTIPROCESSOR SoCs (4):**

|  |     |
|--|-----|
| <b>Internet-Router Buffered Crossbars Based on Networks on Chip .....</b>                                      | 333 |
| <i>Kees Goossens, Lotfi Mhamdi, Iria Varela Senín</i>  |     |
| <b>Network-on-Chip Architecture Exploration Framework.....</b>   | 343 |
| <i>Timo Schönwald, Jochen Zimmermann, Oliver Bringmann, Wolfgang Rosenstiel</i>                                |     |
| <b>Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip .....</b>  | 351 |
| <i>Giovanni Mariani, Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria</i>                                 |     |
| <b>Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study.....</b> | 358 |
| <i>Alexandre Guerre, Nicolas Ventroux, Raphaël David, Alain Mérigot</i>  |     |

## **SLE: SYSTEM-LEVEL ENERGY OPTIMIZATION OF HW/SW EMBEDDED SYSTEMS:**

|   |     |
|---|-----|
| <b>A Standardized Knobs and Monitors RTL2RTL Insertion Methodology for Fine Grain SoC Tuning.....</b>                       | 366 |
| <i>Ahmed Mohamed AbdelHamid, Ankur Anchlia, Stylianos Mamagkakis, Miguel Corbalan Miranda, Bart Dierickx, Maarten Kuijk</i> |     |
| <b>Conservative Dynamic Energy Management for Real-Time Dataflow Applications Mapped on Multiple Processors .....</b>       | 374 |
| <i>Anca Molnos, Kees Goossens</i>   |     |
| <b>Compilation Technique for Loop Overhead Minimization .....</b>   | 384 |
| <i>Nikolaos Kroupis, Praveen Raghavan, Murali Jayapala, Francky Catthoor, Dimitrios Soudris</i>                             |     |
| <b>Pipelining-Based High Throughput Low Energy Mapping on Network-on-Chip.....</b>  | 392 |
| <i>Ming-Yan Yu, Ming Li, Jun-Jie Song, Fang-Fa Fu, Yu-Xin Bai</i>   |     |

## **FDR-1: FLEXIBLE DIGITAL RADIO**

|   |     |
|---|-----|
| <b>Open Platform for Prototyping of Advanced Software Defined Radio and Cognitive Radio Techniques .....</b>  | 398 |
| <i>Dominique Nussbaum, Karim Kalfallah, Christophe Moy, Amor Nafkha, Pierre Lerary, Julien Delorme, Jacques Palicot, Jérôme Martin, Fabien Clermidy, Bertrand Mercier, Renaud Pacalet</i> |     |
| <b>Architecture and DSP Implementation of a DVB-S2 Baseband Demodulator .....</b>   | 404 |
| <i>Panayiotis Savvopoulos, Nikolaos Papandreu, Theodore Antonakopoulos</i>  |     |
| <b>An Open and Reconfigurable Platform for 4G Telecommunication: Concepts and Application.....</b>  | 412 |
| <i>Fabien Clermidy, Romain Lemaire, Xavier Popon, Dimitri Kténas, Yvain Thonnart</i>  |     |

## **FTDT: FAULT TOLERANCE, DEPENDABILITY AND TESTING:**

|  |     |
|--|-----|
| <b>Deductive Fault Simulation for Asynchronous Sequential Circuits .....</b> | 420 |
| <i>Roland Dobai, Elena Gramatová</i>   |     |

|   |     |
|---|-----|
| <b>ARROW - A Generic Hardware Fault Injection Tool for NoCs.....</b>  | 426 |
| <i>Michael Birner, Thomas Handl</i>   |     |
| <b>A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction .....</b>                | 434 |
| <i>Amir Ehsani Zonouz, Mehrdad Seyrafi, Arghavan Asad, Mohsen Soryani, Mahmoud Fathy, Reza Berangi</i>          |     |
| <b>Reliability Analysis of Qubit Data Movement for Distributed Quantum Computation .....</b>                    | 442 |
| <i>Oana Boncalo, Alexandru Amaricai</i>   |     |
| <b>High Reliable Remote Terminal Unit for Space Applications.....</b>   | 449 |
| <i>David Guzmán, Manuel Prieto, Daniel García, Victor Ruiz, Javier Almena, Sebastián Sánchez, Daniel Meziat</i> |     |

## **PSS-1: PROCESSOR AND SYSTEM SYNTHESIS (1):**

|  |     |
|--|-----|
| <b>SIMD Architectural Enhancements to Improve the Performance of the 2D Discrete Wavelet Transform .....</b> | 455 |
| <i>Asadollah Shahbahrami, Ben Juurlink</i>   |     |
| <b>Simultaneous Multithreading VLIW DSP Architecture with Dynamic Dispatch Mechanism .....</b>               | 463 |
| <i>Zheng Shen, Hu He, Yike Sun</i>   |     |
| <b>Iterative Algorithm for Compound Instruction Selection with Register Coalescing.....</b>                  | 471 |
| <i>Minwook Ahn, Jonghee M. Youn, Youngkyu Choi, Doosan Cho, Yunheung Paek</i>                                |     |
| <b>CPLD-oriented Synthesis of Finite State Machines.....</b>   | 479 |
| <i>Robert Czerwinski, Dariusz Kania</i>  |     |

## **SS-3: SYSTEM SYNTHESIS (3):**

|  |     |
|--|-----|
| <b>Architecture-Driven Synthesis of Reconfigurable Cells.....</b>  | 487 |
| <i>Christophe Wolinski, Krzysztof Kuchcinski, Erwan Raffin, Francois Charot</i>                          |     |
| <b>An on Chip Network inside a FPGA for Run-Time Reconfigurable Low Latency Grid Communication .....</b> | 495 |
| <i>Jochen Strunk, Toni Volkmer, Wolfgang Rehm, Heiko Schick</i>  |     |
| <b>Composable Resource Sharing Based on Latency-Rate Servers .....</b>                                   | 503 |
| <i>Benny Akesson, Andreas Hansson, Kees Goossens</i>   |     |

## **FDR-2: FLEXBILE DIGITAL RADIO (2):**

|   |     |
|---|-----|
| <b>A MPSoC Prototyping Platform for Flexible Radio Applications .....</b>   | 512 |
| <i>Damien Hédde, Pierre-Henri Horrein, Frédéric Pérot, Robin Rolland, Franck Rousseau</i>                               |     |
| <b>Abstract Description of System Application and Hardware Architecture for Hardware/Software Code Generation .....</b> | 520 |
| <i>Amin El Mrabti, Hamed Sheibanyrad, Frédéric Rousseau, Frédéric Petrot, Romain Lemaire, Jérôme Martin</i>             |     |
| <b>Reconfiguration Level Analysis of FFT / FIR Units in Wireless Telecommunication Systems.....</b>                     | 528 |
| <i>Maroun Ojail, Raphaël David, Stéphane Chevobbe, Didier Demigny</i>   |     |
| <b>Flexible Architectures for LDPC Decoders Based on Network on Chip Paradigm .....</b>                                 | 535 |
| <i>Fabrizio Vacca, Guido Masera, Hazem Moussa, Amer Baghdadi, Michel Jezequel</i>                                       |     |

## **PI-2: POSTER INTRODUCTION / POSTER SESSION (2):**

|   |     |
|---|-----|
| <b>High Performance CMOS 2-input NAND Based on Low-race Split-level Charge-recycling Pass-transistor Logic .....</b>            | 543 |
| <i>José Carlos García-Montesdeoca, Juan A. Montiel-Nelson, Saeid Nooshabadi</i>   |     |
| <b>Power Aware Fulfilment of Latency Requirements by Exploiting Heterogeneity in Wireless Sensor and Actuator Networks.....</b> | 547 |
| <i>Joris Borrmans, Kris Steenhaut, Bart Lemmens, Ann Nové</i>   |     |
| <b>The Case for a Balanced Decomposition Process.....</b>   | 551 |
| <i>Jan Schmidt, Petr Fišer</i>  |     |
| <b>Heuristic Synthesis of Multi-Terminal BDDs Based on Local Width/Cost Minimization .....</b>                                  | 555 |
| <i>Petr Mikulek, Václav Dvorák</i>  |     |
| <b>Design, Simulation and Performance Evaluation of a NAND Based Single-electron 2-4 Decoder .....</b>                          | 559 |
| <i>Thomas Tsoliakis, Nikos Konofaos, George Alexiou</i>   |     |
| <b>Adaptive Dynamic Voltage and Frequency Scaling Algorithm for Symmetric Multiprocessor Architecture .....</b>                 | 563 |
| <i>Marius Gligor, Nicolas Fournel, Frédéric Pérot</i>   |     |
| <b>Survey of Test Data Compression Technique Emphasizing Code Based Schemes.....</b>  | 567 |
| <i>Usha Sandeep Mehta, K.S. Dasgupta, N.M. Devashrayee</i>  |     |
| <b>A Concept for Logic Self Repair .....</b>  | 571 |
| <i>Tobias Koal, Heinrich Theodor Vierhaus, Daniel Scheit</i>  |     |

## **PSS-2: PROCESSOR AND SYSTEM SYNTHESIS (2):**

|  |     |
|--|-----|
| A Synthesisable Quasi-Delay Insensitive Result Forwarding Unit for an Asynchronous Processor .....             | 575 |
| <i>Luis A. Tarazona, Doug A. Edwards, Luis A. Plana</i>  |     |
| An Efficient Low-Complexity Alternative to the ROB for Out-of-Order Retirement of Instructions .....           | 583 |
| <i>Salvador Petit, Rafael Ubal, Julio Sahuquillo, Pedro López, Jose Duato</i>                                  |     |
| An Effective Methodology to Multi-objective Design of Application Domain-specific Embedded Architectures ..... | 591 |
| <i>Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti, Gianmarco De Francisci Morales</i> |     |
| Energy and Performance Model of a SPARC Leon3 Processor .....  | 599 |
| <i>Sandro Penolazzi, Luca Bolognino, Ahmed Hemani</i>  |     |

## **RC-1: PROGRAMMABLE/RE-CONFIGURABLE ARCHITECTURES**

### **(1):**

|  |     |
|--|-----|
| Acceleration of MELP Algorithm Using DSP Coprocessor with Extended Registers.....                  | 605 |
| <i>Lu Gao, Li Guo, Canxing Lu</i>  |     |
| FPGA Accelerator for RNA Secondary Structure Prediction.....                                       | 613 |
| <i>Arturo Díaz-Pérez, Mario A. García-Martínez</i>   |     |
| An FPGA-Based Embedded System for Fingerprint Matching Using Phase-Only Correlation Algorithm..... | 618 |
| <i>G. Danese, M. Giachero, F. Leporati, G. Matrone, N. Nazzicari</i>                               |     |
| xMAML: A Modeling Language for Dynamically Reconfigurable Architectures.....                       | 626 |
| <i>Julien Lallet, Sébastien Pillement, Olivier Sentieys</i>  |     |

## **APP-1: APPLICATIONS OF (EMBEDDED) DIGITAL SYSTEMS:**

|  |     |
|--|-----|
| A High Performance Hardware Architecture for One Bit Transform Based Motion Estimation.....                | 634 |
| <i>Abdulkadir Akin, Yigit Dogan, Ilker Hamzaoglu</i>   |     |
| Memory Conflict Analysis and Interleaver Design for Parallel Turbo Decoding Supporting HSPA Evolution..... | 642 |
| <i>Rizwan Asghar, Di Wu, Johann Eilert, Dake Liu</i>   |     |
| GPU Accelerated Solver of Time-Dependent Air Pollutant Transport Equations .....                           | 650 |
| <i>Vaclav Simek, Radim Dvorak, Frantisek Zboril, Vladimir Drabek</i>                                       |     |
| A Reconfigurable Frame Interpolation Hardware Architecture for High Definition Video.....                  | 657 |
| <i>Ozgur Tasdizen, Ilker Hamzaoglu</i>   |     |

## **DTD: DEPENDABILITY AND TESTING OF DIGITAL SYSTEMS:**

|   |     |
|---|-----|
| Transactions Sequence Tracking by means of Dynamic Binary Instrumentation of TLM Models .....                                 | 663 |
| <i>Antonio da Silva, Sebastián Sánchez</i>  |     |
| Design of a Highly Dependable Beamforming Chip.....   | 669 |
| <i>Xiao Zhang, Hans G. Kerkhoff</i>   |     |
| One Dimensional Systolic Inversion Architecture Based on Modified GF(2 <sup>k</sup> ) Extended Euclidean Algorithm .....      | 676 |
| <i>Apostolos P. Fournaris, Odysseas Koulopavlou</i>   |     |
| Signal Integrity and Power Integrity Methodology for Robust Analysis of On-the-Board System for High Speed Serial Links ..... | 682 |
| <i>Raj Kumar Nagpal, Rakesh Malik, Jai Narayan Tripathi</i>   |     |

## **LS: LOGIC SYNTHESIS:**

|   |     |
|---|-----|
| Synthesizing Reversible Circuits for Irreversible Functions .....   | 686 |
| <i>D. Michael Miller, Robert Wille, Gerhard W. Dueck</i>  |     |
| A Fast SOP Minimizer for Logic Functions Described by Many Product Terms.....                                       | 694 |
| <i>Petr Fišer, David Toman</i>  |     |
| Representation of Incompletely Specified Index Generation Functions Using Minimal Number of Compound Variables..... | 702 |
| <i>Tsutomu Sasao, Takaaki Nakamura, Munehiro Matsuura</i>   |     |
| Logic Minimization and Testability of 2SPP-P-Circuits .....   | 710 |
| <i>Anna Bernasconi, Valentina Ciriani, Gabriella Trucco, Tiziano Villa</i>  |     |

## **RC-2: PROGRAMMABLE/RE-CONFIGURABLE ARCHITECTURES:**

|  |     |
|--|-----|
| <b>FPGA Implementations of SHA-3 Candidates: CubeHash, Grostl, LANE, Shabal and Spectral Hash</b> .....                                    | 718 |
| <i>Brian Baldwin, Andrew Byrne, Mark Hamilton, Neil Hanley, Robert P. McEvoy, Weibo Pan, William P. Marnane</i>                            |     |
| <b>Recursive Systematic Convolutional Code Simulation for Ofdm - 802.11p System and FPGA Implementation Using an ESL Methodology</b> ..... | 726 |
| <i>George Kiokes, George Economakos, Angelos Amditis, Nikolaos Uzunoglu</i>  |     |
| <b>Stereo Vision Algorithm Implementation in FPGA Using Census Transform for Effective Resource Optimization</b> .....                     | 734 |
| <i>Mario Alberto Ibarra-Manzano, Dora-Luz Almanza-Ojeda, Michel Devy, Jean-Louis Boizard, Jean-Yves Fourniols</i>                          |     |

## **APP-2: APPLICATIONS OF (EMBEDDED) DIGITAL SYSTEMS (2):**

|   |     |
|---|-----|
| <b>The Parallel Sieve Method for a Virus Scanning Engine</b> .....  | 741 |
| <i>Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura, Yoshifumi Kawamura</i>                              |     |
| <b>Low-Power Low-Energy Prime-Field ECC Processor Based on Montgomery Modular Inverse Algorithm</b> ..... | 749 |
| <i>Hamid Reza Ahmadi, Ali Afzali-Kusha</i>  |     |
| <b>Methodology for Fast Pattern Matching by Deterministic Finite Automaton with Perfect Hashing</b> ..... | 755 |
| <i>Jan Kastil, Jan Korenek, Ondrej Lengal</i>   |     |
| <b>An FPGA-Based Embedded System for a Sailing Robot</b> .....  | 762 |
| <i>José Carlos Alves, Nuno Alexandre Cruz</i>   |     |

## **WSN: WIRELESS SENSOR NETWORK:**

|   |     |
|---|-----|
| <b>Ad-hoc WSN in Biological Research</b> .....  | 770 |
| <i>Perfecto Mariño, Fernando Pérez Fontán, Miguel Ángel Domínguez, Santiago Otero</i>                     |     |
| <b>Low Power Free Space Optical Communication in Wireless Sensor Networks</b> .....                       | 778 |
| <i>James Mathews, Matthew Barnes, D.K. Arvind</i>   |     |
| <b>A Framework for Compile-time and Run-time Management of Non-functional Aspects in WSNs Nodes</b> ..... | 786 |
| <i>Carlo Brandoles, William Fornaciari</i>  |     |
| <b>Remote Monitoring of Thermal Performance of Salinity Gradient Solar Ponds</b> .....                    | 794 |
| <i>Milan Nenad Simic, Randeep Singh, Louis Doukas, Aliakbar Akbarzadeh</i>                                |     |
| <b>Author Index</b>   |     |