

**2009 IEEE/ACM International
Conference on Computer-Aided
Design Digest of Technical Papers
(ICCAD 2009)**

**San Jose, California, USA
2 – 5 November 2009**



**IEEE Catalog Number: CFP09CAD-PRT
ISBN: 978-1-4244-5251-4**

TABLE OF CONTENTS

First Steps Towards SAT-based Formal Analog Verification	1
<i>S.K. Tiwary, A. Gupta, J.R. Phillips, C. Pinello, R. Zlatanovici</i>	
Interpolant Generation without Constructing Resolution Graph	9
<i>C.-J. Hsu, S.-L. Huang, C.-A. Wu, C.-Y. Huang</i>	
A Scalable Decision Procedure for Fixed-Width Bit-Vectors	13
<i>R. Bruttomesso, N. Sharygina</i>	
Generation of Optimal Obstacle-avoiding Rectilinear Steiner Minimum Tree	21
<i>L. Li, Z. Qian, E.F.Y. Young</i>	
Obstacle-Avoiding Rectilinear Steiner Tree Construction based on Steiner Point Selection	26
<i>C.-H. Liu, S.-Y. Yuan, S.-Y. Kuo, J.-H. Weng</i>	
How to Consider Shorts and Guarantee Yield Rate Improvement for Redundant Wire Insertion	33
<i>F.-Y. Chang, R.-S. Tsay, W.-K. Mak</i>	
Power-Switch Routing for Coarse-Grain MTCMOS Technologies	39
<i>T.-M. Tseng, M.C.-T. Chao, C.-P. Lu, C.-H. Lo</i>	
Scheduling with Soft Constraints	47
<i>J. Cong, B. Liu, Z. Zhang</i>	
REMiS: Run-time Energy Minimization Scheme in a Reconfigurable Processor with Dynamic Power-Gated Instruction Set	55
<i>M. Shafiqe, L. Bauer, J. Henkel</i>	
Enhanced Reliability-Aware Power Management through Shared Recovery Technique	63
<i>B. Zhao, H. Aydin, D. Zhu</i>	
Resilient Circuits – Enabling Energy-Efficient Performance and Reliability	71
<i>J. Tschanz, K. Bowman, C. Wilkerson, S.-L. Lu, T. Karnik</i>	
Resilience in Computer Systems and Networks	74
<i>K.S. Trivedi, D.S. Kim, R. Ghosh</i>	
Scan Power Reduction in Linear Test Data Compression Scheme	78
<i>M. Chen, A. Orailoglu</i>	
Compacting Test Vector Sets via Strategic Use of Implications	83
<i>N. Alves, J. Dworak, I. Bahar, K. Nepal</i>	
Pre-ATPG Path Selection for Near Optimal Post-ATPG Process Space Coverage	89
<i>J. Xiong, Y. Shi, V. Zolotov, C. Visweswariah</i>	
A Novel Post-ATPG IR-Drop Reduction Scheme for At-Speed Scan Testing in Broadcast-Scan-based Test Compression Environment	97
<i>K. Miyase, Y. Yamato, K. Noda, H. Ito, K. Hatayama, T. Aikyo, X. Wen, S. Kajihara</i>	
IPR: In-Place Reconfiguration for FPGA Fault Tolerance	105
<i>Z. Feng, Y. Hu, L. He, R. Majumdar</i>	
A Circuit-Software Co-Design Approach for Improving EDP in Reconfigurable Frameworks	109
<i>S. Paul, S. Chatterjee, S. Mukhopadhyay, S. Bhunia</i>	
Security against Hardware Trojan through a Novel Application of Design Obfuscation	113
<i>R. S. Chakraborty, S. Bhunia</i>	
MOLES: Malicious Off-Chip Leakage Enabled by Side-Channels	117
<i>L. Lin, W. Burleson, C. Paar</i>	
Consistency-based Characterization for IC Trojan detection	123
<i>Y. Alkabani, F. Koushanfar</i>	
SAT-based Protein Design	128
<i>N. Ollikainen, E. Sentovich, C. Coelho, A. Kuehlmann, T. Kortemme</i>	
Synthesizing Sequential Register-Based Computation with Biochemistry	136
<i>A. Shea, B. Fett, M. Riedel, K. Parhi</i>	
An Algorithm for Identifying Dominant-Edge Metabolic Pathways	144
<i>E. Ullah, K. Lee, S. Hassoun</i>	
A Contamination Aware Droplet Routing Algorithm for Digital Microfluidic Biochips	151
<i>T.-W. Huang, C.-H. Lin, T.-Y. Ho</i>	
On Soft Error Rate Analysis of Scaled CMOS Designs - A Statistical Perspective	157
<i>H.-K. Peng, C.H.-P. Wen, J. Bhadra</i>	
Intrinsic NBTI-Variability Aware Statistical Pipeline Performance Assessment And Tuning	164
<i>B. Vaidyanathan, A.S. Oates, Y. Xie</i>	

DynaTune: Circuit-Level Optimization for Timing Speculation Considering Dynamic Path Behavior	172
<i>L. Wan, D. Chen</i>	
A Variation-Aware Preferential Design Approach for Memory	180
<i>S. Paul, S. Mukhopadhyay, S. Bhunia</i>	
Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs	184
<i>X. Zhao, D.L. Lewis, H.-H.S. Lee, S.K. Lim</i>	
Layout-Driven Test-Architecture Design and Optimization for 3D SoCs under Pre-Bond Test-Pin-Count Constraint	191
<i>L. Jiang, Q. Xu, K. Chakrabarty, T.M. Mak</i>	
BIST Design Optimization for Large-Scale Embedded Memory Cores	197
<i>T.-F. Chien, W.-C. Chao, C.-M. Li, Y.-W. Chang, K.-Y. Liao, M.-T. Chang, M.-H. Tsai, C.-M. Tseng</i>	
Operating System Scheduling for Efficient Online Self-Test in Robust Systems	201
<i>Y. Li, O. Mutlu, S. Mitra</i>	
Quantifying Robustness Metrics in Parameterized Static Timing Analysis	209
<i>K.R. Heloue, C.V. Kashyap, F.N. Najm</i>	
PSTA-based Branch and Bound Approach to the Silicon Speedpath Isolation Problem	217
<i>S. Onaissi, K.R. Heloue, F.N. Najm</i>	
Timing Arc Based Logic Analysis for False Noise Reduction	225
<i>M. Palla, J. Bargfrede, S. Eggersgluß, W. Anheier, R. Drechsler</i>	
Exact Route Matching Algorithms for Analog and Mixed Signal Integrated Circuits	231
<i>M.M. Ozdal, R.F. Hentschke</i>	
An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs	239
<i>P.-W. Lee, C.-W. Lin, Y.-W. Chang, C.-F. Shen, W.-C. Tseng</i>	
Optimal Layer Assignment for Escape Routing of Buses	245
<i>T. Yan, H. Kong, M.D.F. Wong</i>	
Pad Assignment for Die-Stacking System-in-Package Design	249
<i>Y.-C. Lin, W.-K. Mak, C. Chu, T.-C. Wang</i>	
Thermal Modeling for 3D-ICs with Integrated Microchannel Cooling	256
<i>H. Mizunuma, C.-L. Yang, Y.-C. Lu</i>	
Energy Reduction for STT-RAM Using Early Write Termination	264
<i>P. Zhou, B. Zhao, J. Yang, Y. Zhang</i>	
PCRAMsim: System-Level Performance, Energy, and Area Modeling for Phase-Change RAM	269
<i>X. Dong, N.P. Jouppi, Y. Xie</i>	
Introduction to GPU Programming for EDA	276
<i>J.F. Croix, S.P. Khatri</i>	
The Epsilon-Approximation To Discrete VT Assignment for Leakage Power Minimization	281
<i>Y. Feng, S. Hu</i>	
A Rigorous Framework for Convergent Net Weighting Schemes in Timing-Driven Placement	288
<i>T.F. Chan, J. Cong, E. Radke</i>	
An Efficient Algorithm for Modeling Spatially-Correlated Process Variation in Statistical Full-Chip Leakage Analysis	295
<i>Z. Ye, Z. Yu</i>	
TAPE: Thermal-Aware Agent-Based Power Economy for Multi/Many-Core Architectures	302
<i>T. Ebi, M.A. Al Faruque, J. Henkel</i>	
Maximizing Performance of Thermally Constrained Multi-core Processors by Dynamic Voltage and Frequency Control	310
<i>V. Hanumaiah, S. Vrudhula, K.S. Chatha</i>	
A Hybrid Local-Global Approach for Multi-core Thermal Management	314
<i>R. Jayaseelan, T. Mitra</i>	
A Hierarchy of Subgraphs Underlying a Timing Graph and Its Use in Capturing Topological Correlation in SSTA	321
<i>J. Chung, J.A. Abraham</i>	
Binning Optimization based on SSTA for Transparently-Latched Circuits	328
<i>M. Gong, H. Zhou, J. Tao, X. Zeng</i>	
Timing Model Extraction for Sequential Circuits Considering Process Variations	336
<i>B. Li, N. Chen, U. Schlichtmann</i>	
CROP: Fast and Effective Congestion Refinement of Placement	344
<i>Y. Zhang, C. Chu</i>	
GRPlacer: Improving Routability and Wire-Length of Global Routing with Circuit Replacement	351
<i>K.R. Dai, C.-H. Lu, Y.-L. Li</i>	
CRISP: Congestion Reduction by Iterated Spreading during Placement	357
<i>J.A. Roy, N. Viswanathan, G.-J. Nam, C.J. Alpert, I.L. Markov</i>	

A Study of Routability Estimation and Clustering in Placement	363
<i>K. Tsota, C.-K. Koh, V. Balakrishnan</i>	
The Synthesis of Combinational Logic to Generate Probabilities	367
<i>W. Qian, M.D. Riedel, K. Bazargan, D.J. Lilja</i>	
Retiming and Time Borrowing: Optimizing High-Performance Pulsed-Latch-Based Circuits	375
<i>S. Lee, S. Paik, Y. Shin</i>	
Synthesizing Complementary Circuits Automatically	381
<i>S.Y. Shen, J.M. Zhang, Y. Qin, S.K. Li</i>	
QLMOR: A New Projection-Based Approach for Nonlinear Model Order Reduction	389
<i>C. Gu</i>	
Computing Quadratic Approximations for the Isochrons of Oscillators: A General Theory and Advanced Numerical Methods	397
<i>O. Suvak, A. Demir</i>	
Final-Value ODEs: Stable Numerical Integration and Its Application to Parallel Circuit Analysis	403
<i>W. Dong, P. Li</i>	
A Parallel Preconditioning Strategy for Efficient Transistor-Level Circuit Simulation	410
<i>H.K. Thornquist, E.R. Keiter, R.J. Hoekstra, D.M. Day, E.G. Boman</i>	
Characterizing Within-Die Variation from Multiple Supply Port IDDQ Measurements	418
<i>K. Agarwal, D. Acharyya, J. Plusquellic</i>	
Voltage Binning Under Process Variation	425
<i>V. Zolotov, C. Visweswariah, J. Xiong</i>	
Virtual Probe: A Statistically Optimal Framework for Minimum-Cost Silicon Characterization of Nanoscale Integrated Circuits	433
<i>X. Li, R.R. Rutenbar, R.D. Blanton</i>	
Post-Fabrication Measurement-Driven Oxide Breakdown Reliability Prediction and Management	441
<i>C. Zhuo, D. Blaauw, D. Sylvester</i>	
Minimizing Expected Energy Consumption through Optimal Integration of DVS and DPM	449
<i>B. Zhao, H. Aydin</i>	
An Efficient Wakeup Scheduling Considering Resource Constraint for Sensor-based Power Gating Designs	457
<i>M.-C. Lee, Y.-T. Chen, Y.-T. Cheng, S.-C. Chang</i>	
Adaptive Power Management Using Reinforcement Learning	461
<i>Y. Tan, W. Liu, Q. Qiu</i>	
Temporal and Spatial Idleness Exploitation for Optimal-Grained Leakage Control	468
<i>H. Xu, R. Vemuri, W.-B. Jone</i>	
A Methodology for Robust, Energy Efficient Design of Spin-Torque-Transfer RAM Arrays at Scaled Technologies	474
<i>S. Chatterjee, M. Rasquinha, S. Yalamanchili, S. Mukhopadhyay</i>	
Nanoelectromechanical (NEM) Relays Integrated with CMOS SRAM for Improved Stability and Low Leakage	478
<i>J.-B. Yoon, R.T. Howe, S. Mitra, H.-S.P. Wong</i>	
Nonvolatile Memristor Memory: Device Characteristics and Design Implications	485
<i>Y. Ho, G.M. Huang, P. Li</i>	
Gene-Regulatory Memories: Electrical-Equivalent Modeling, Simulation and Parameter Identification	491
<i>Y. Zhang, P. Li</i>	
An Elegant Hardware-Corroborated Statistical Repair and Test Methodology for Conquering Aging Effects	497
<i>R. Kanj, R. Joshi, C. Adams, J. Warnock, S. Nassif</i>	
Variability Analysis of FinFET-Based Devices and Circuits Considering Electrical Confinement and Width Quantization	505
<i>S.H. Rasouli, K. Endo, K. Banerjee</i>	
Modeling of Layout-Dependent Stress Effect in CMOS Design	513
<i>C.-C. Wang, W. Zhao, F. Liu, M. Chen, Y. Cao</i>	
Layout-Dependent STI Stress Analysis and Stress-Aware RF/Analog Circuit Design Optimization	521
<i>J. Xue, Z. Ye, Y. Deng, H. Wang, L. Yang, Z. Yu</i>	
Leveraging Efficient Parallel Pattern Search for Clock Mesh Optimization	529
<i>X. Ye, S. Narasimhan, P. Li</i>	
Value Assignment of Adjustable Delay Buffers for Clock Skew Minimization in Multi-Voltage Mode Designs	535
<i>Y.-S. Su, W.-K. Hon, C.-C. Yang, S.-C. Chang, Y.-J. Chang</i>	

Taming Irregular EDA Applications on GPUs	539
<i>Y. Deng, B.D. Wang, S. Mu</i>	
Multi-level Clustering for Clock Skew Optimization.....	547
<i>J. Casanova, J. Cortadella</i>	
From 2D to 3D NoCs: A Case Study on Worst-Case Communication Performance	555
<i>Y. Qian, Z. Lu, W. Dou</i>	
An Accurate and Efficient Performance Analysis Approach based on Queuing Model for Network on Chip.....	563
<i>M. Lai, L. Gao, N. Xiao, Z. Wang</i>	
A Performance Analytical Model for Network-on-Chip with Constant Service Time Routers	571
<i>N. Nikitin, J. Cortadella</i>	
A Method for Calculating Hard QoS Guarantees for Networks-on-Chip	579
<i>D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De Micheli, H. Sarbazi-Azad</i>	
Task Management in MPSoCs: An ASIP Approach	587
<i>J. Castrillon, D. Zhang, T. Kempf, B. Vanthournout, R. Leupers, G. Ascheid</i>	
Simultaneous Layout Migration and Decomposition for Double Patterning Technology	595
<i>C.-H. Hsu, Y.-W. Chang, S.R. Nassif</i>	
GREMA: Graph Reduction Based Efficient Mask Assignment for Double Patterning Technology	601
<i>Y. Xu, C. Chu</i>	
Timing Yield-Aware Color Reassignment and Detailed Placement Perturbation for Double Patterning Lithography.....	607
<i>M. Gupta, K. Jeong, A.B. Kahng</i>	
A Framework for Early and Systematic Evaluation of Design Rules.....	615
<i>R.S. Ghaida, P. Gupta</i>	
Adaptive Sampling for Efficient Failure Probability Analysis of SRAM Cells	623
<i>J. Jaffari, M. Anis</i>	
Yield Estimation of SRAM Circuits using “Virtual SRAM Fab”	631
<i>A. Bansal, R.N. Singh, R.N. Kanj, S. Mukhopadhyay, J.-F. Lee, E. Acar, A. Singhee, K. Kim, C.-T. Chuang, S. Nassif, F.-L. Heng, K.K. Das</i>	
Mitigation of Intra-Array SRAM Variability using Adaptive Voltage Architecture.....	637
<i>A.K. Singh, K. He, C. Caramanis, M. Orshansky</i>	
Multi-functional Interconnect Co-optimization for Fast and Reliable 3D Stacked ICs.....	645
<i>Y.-J. Lee, R. Goel, S.K. Lim</i>	
Energy-Optimal Dynamic Thermal Management for Green Computing	652
<i>D. Shin, J. Kim, N. Chang, J. Choi, S.W. Chung, E.-Y. Chung</i>	
Fast 3-D Thermal Analysis of Complex Interconnect Structures using Electrical Modeling and Simulation Methodologies	658
<i>C. Xu, L. Jiang, S.K. Kolluri, B.J. Rubin, A. Deutsch, H. Smith, K. Banerjee</i>	
Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs	666
<i>Y.-L. Chuang, P.-W. Lee, Y.-W. Chang</i>	
A Study of Through-Silicon-Via Impact on the 3D Stacked IC Layout	674
<i>D.H. Kim, K. Athikulwongse, S.K. Lim</i>	
Parallel Multi-level Analytical Global Placement on Graphics Processing Units.....	681
<i>J. Cong, Y. Zou</i>	
Memory Organization and Data Layout for Instruction Set Extensions with Architecturally Visible Storage.....	689
<i>P. Athanasopoulos, P. Brisk, Y. Leblebici, P. Ienne</i>	
Automatic Memory Partitioning and Scheduling for Throughput and Power Optimization	697
<i>J. Cong, W. Jiang, B. Liu, Y. Zou</i>	
Battery Allocation for Wireless Sensor Network Lifetime Maximization under Cost Constraints	705
<i>H. Long, Y. Liu, Y. Wang, R.P. Dick, H. Yang</i>	
Genetic Design Automation	713
<i>C.J. Myers, N. Barker, H. Kuwahara, K. Jones, C. Madsen, N.-P.D. Nguyen</i>	
An Electrical-Level Superposed-Edge Approach to Statistical Serial Link Simulation	717
<i>M. Tsuk, C.S. Ong, D. Dvorscak, J. White</i>	
Joint Design-Time and Post-Silicon Optimization for Digitally Tuned Analog Circuits	725
<i>W. Yao, Y. Shi, L. He, S. Pamarti</i>	
Fast Trade-off Evaluation for Digital Signal Processing Systems during Wordlength Optimization.....	731
<i>L. Zhang, Y. Zhang, W. Zhou</i>	
Improved Heuristics for Finite Word-Length Polynomial Datapath Optimization	739
<i>B. Alizadeh, M. Fujita</i>	

Decoupling Capacitance Efficient Placement For Reducing Transient Power Supply Noise	745
<i>X. Wang, Y. Cai, Q. Zhou, S.X.-D. Tan, T. Eguia</i>	
A Hierarchical Floating Random Walk Algorithm for Fabric-Aware 3D Capacitance Extraction	752
<i>T.A. El-Moselhy, I.M. Elfadel, L. Daniel</i>	
Active-Passive Co-Synthesis of Multi-GigaHertz Radio Frequency Circuits with Broadband Parametric Macromodels of On-Chip Passives	759
<i>R. Chakraborty, A.V. Sathanur, V. Jandhyala</i>	
GHM: A Generalized Hamiltonian Method for Passivity Test of Impedance/Admittance Descriptor Systems	767
<i>Z. Zhang, C.-U. Lei, N. Wong</i>	
Fast and Reliable Passivity Assessment and Enforcement with Extended Hamiltonian Pencil	774
<i>Z. Ye, L.M. Silveira, J.R. Phillips</i>	
Interpolating Functions from Large Boolean Relations	779
<i>J.-H.R. Jiang, H.-P. Lin, W.-L. Hung</i>	
Fast Detection of Node Mergers Using Logic Implications	785
<i>Y.-C. Chen, C.-Y. Wang</i>	
DeltaSyn: An Efficient Logic Difference Optimizer for ECO Synthesis	789
<i>S. Krishnaswamy, H. Ren, N. Modi, R. Puri</i>	
Iterative Layering: Optimizing Arithmetic Circuits by Structuring the Information Flow	797
<i>A.K. Verma, P. Brisk, P. Ienne</i>	
Global Routing Revisited	805
<i>M.D. Moffitt</i>	
POWER7 – Verification Challenge of a Multi-core Processor	809
<i>K.-D. Schubert</i>	
Author Index	