

# **2009 International Conference on Field-Programmable Technology**

## **(FPT 2009)**

**Sydney, Australia**  
**9 - 11 December 2009**



**IEEE Catalog Number: CFP09528-PRT**  
**ISBN: 978-1-4244-4375-8**

# TABLE OF CONTENTS

<b>Flexible Framework for Commodity FPGA Cluster Computing</b> .....	1
<i>Jeremy Espenshade, Marcin Lukowiak, Muhammad Shaaban, Gregor von Laszewski</i>	
<b>Differential Power Analysis Resistance of Camellia and Countermeasure Strategy on FPGAs</b> .....	8
<i>Y. Lu, M.P. O'Neill, J.V. McCanny</i>	
<b>An Architecture of Optimised SIFT Feature Detection for an FPGA Implementation of an Image Matcher</b> .....	15
<i>Lifan Yao, Hao Feng, Yiqun Zhu, Zhiguo Jiang, Danpei Zhao, Wenquan Feng</i>	
<b>A High Performance FPGA-Based Core for Phylogenetic Analysis with Maximum Parsimony Method</b> .....	23
<i>Server Kasap, Khaled Benkrid</i>	
<b>Performance Comparison of GPU and FPGA Architectures for the SVM Training Problem</b> .....	30
<i>Markos Papadonikolakis, Christos-Savvas Bouganis, George A. Constantinides</i>	
<b>Area, Delay, Power, and Cost Trends for Metal-Programmable Structured ASICs (MPSAs)</b> .....	34
<i>Usman Ahmed, Guy G.F. Lemieux, Steven J.E. Wilton</i>	
<b>Rapid Synthesis and Simulation of Computational Circuits in an MPPA</b> .....	41
<i>David Grant, Graeme Smecher, Guy G.F. Lemieux, Rosemary Francis</i>	
<b>K-Loops: Loop Skewing for Reconfigurable Architectures</b> .....	49
<i>Ozana Silvia Dragomir, Koen Bertels</i>	
<b>ASIF: Application Specific Inflexible FPGA</b> .....	57
<i>Husain Parvez, Zied Marrakchi, Habib Mehrez</i>	
<b>An Architecture for Exploiting Coarse-Grain Parallelism on FPGAs</b> .....	65
<i>Davor Capalija, Tarek S. Abdelrahman</i>	
<b>Towards a Balanced Ternary FPGA</b> .....	72
<i>Paul Beckett</i>	
<b>Automatic Instrumentation of Profilers for FPGA-Based Design Space Exploration</b> .....	80
<i>Seiya Shibata, Yuki Ando, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada</i>	
<b>A Novel Fast Online Placement Algorithm on 2D Partially Reconfigurable Devices</b> .....	84
<i>Thomas Marconi, Yi Lu, Koen Bertels, Georgi Gaydadjiev</i>	
<b>American Option Pricing on Reconfigurable Hardware Using Least-Squares Monte Carlo Method</b> .....	88
<i>Xiang Tian, Khaled Benkrid</i>	
<b>Exploring the Evolution of NoC-Based Spiking Neural Networks on FPGAs</b> .....	96
<i>F. Morgan, S. Cawley, B. McGinley, S. Pande, L.J. McDaid, B. Glackin, J. Maher, J. Harkin</i>	
<b>Methodology for Designing Statically Scheduled Application-Specific SDRAM Controllers Using Constrained Local Search</b> .....	100
<i>Samuel Bayliss, George A. Constantinides</i>	
<b>Parallelizing Sparse Matrix Solve for SPICE Circuit Simulation Using FPGAs</b> .....	104
<i>Nachiket Kapre, Andre DeHon</i>	
<b>PGR: Period and Glitch Reduction Via Clock Skew Scheduling, Delay Padding and GlitchLess</b> .....	113
<i>Xiao Dong, Guy G.F. Lemieux</i>	
<b>A Parallel Spiking Neural Network Simulator</b> .....	121
<i>Kit Cheung, Simon R. Schultz, Philip H.W. Leong</i>	
<b>Self-Hosted Placement for Massively Parallel Processor Arrays</b> .....	129
<i>Graeme Smecher, Steven J.E. Wilton, Guy G.F. Lemieux</i>	
<b>An ASIC Implementation of Phase Correlation Based on Run-Time Reconfiguration Technique</b> .....	137
<i>Naoto Miyamoto, Katsuhiko Hanzawa, Tadahiro Ohmi</i>	
<b>Throughput Optimization by Pipeline Alignment of a Self Synchronous FPGA</b> .....	141
<i>Benjamin Devlin, Toru Nakura, Makoto Ikeda, Kunihiro Asada</i>	
<b>Real-Time Detection of Rotated Patterns Using FPGA</b> .....	145
<i>Yoshifumi Tanida, Tsutomu Maruyama</i>	
<b>Profile Driven Data-Dependency Analysis for Improved High Level Language Hardware Synthesis</b> .....	149
<i>Peter Crosthwaite, John Williams, Peter Sutton</i>	
<b>A Detailed Delay Path Model for FPGAs</b> .....	157
<i>Eddie Hung, Steven J.E. Wilton, Haile Yu, Thomas C.P. Chau, Philip H.W. Leong</i>	
<b>Targeted Configurable Caches</b> .....	165
<i>John Shield, Peter Sutton, John Williams</i>	
<b>An Energy and Power Consumption Analysis of FPGA Routing Architectures</b> .....	169
<i>Peter Jamieson, Wayne Luk, Steven J.E. Wilton, George A. Constantinides</i>	

<b>Novel Hardening Techniques Against Differential Power Analysis for Multiplication in GF(2<sup>n</sup>)</b> .....	173
<i>Felix Madlener, Marc Stottinger, Sorin A. Huss</i>	
<b>A Module-Based Partial Reconfiguration Design for Solving Sparse Linear Systems Over GF(2)</b> .....	180
<i>Dimitrios Meintanis, Ioannis Papaefstathiou</i>	
<b>High Speed Merged-Datapath Design for Run-Time Reconfigurable Systems</b> .....	184
<i>Mahmood Fazlali, Ali Zakerolhosseini, Asadollah Shahbahrami, Georgi Gaydadjiev</i>	
<b>Efficient Implementation of Fast Redundant Number Adders for Long Word-Lengths in FPGAs</b> .....	189
<i>William Kamp, Andrew Bainbridge-Smith, Michael Hayes</i>	
<b>Using FPGA Resources for Direct Generation of Multivariate Gaussian Random Numbers</b> .....	197
<i>David B. Thomas, Wayne Luk</i>	
<b>HW/SW Co-Design of Identity-Based Encryption Using a Custom Instruction Set</b> .....	201
<i>Leonardo Amaral, Guido Araujo, Julio Lopez</i>	
<b>Efficient Reconfigurable Architectures for 3D Medical Image Compression</b> .....	205
<i>Afandi Ahmad, Abbas Amira</i>	
<b>Scheduling and 2D Placement Heuristics for Partially Reconfigurable Systems</b> .....	208
<i>F. Redaelli, M.D. Santambrogio, V. Rana, S. Ogrenci Memik</i>	
<b>VMATCH: Using Logical Variation to Counteract Physical Variation in Bottom-Up, Nanoscale Systems</b> .....	216
<i>Benjamin Gojman, Andre DeHon</i>	
<b>A Distributed Operating System Supporting Strong Mobility of Reconfigurable Computing Applications in a Swarm of Unpiloted Airborne Vehicles</b> .....	226
<i>Mark Jasiunas, Avishek Chakraborty, David Kearney</i>	
<b>Simulation of a QCA-Based CLB and a Multi-CLB Application</b> .....	233
<i>Chia-Ching Tung, Ruchi B. Rungta, Eric R. Peskin</i>	
<b>Optimization of Modular Multiplication on FPGA Using Don't Care Conditions</b> .....	241
<i>Bijan Alizadeh, Masahiro Fujita</i>	
<b>The Challenges of Using an Embedded MPI for Hardware-Based Processing Nodes</b> .....	245
<i>Daniel L. Ly, Manuel Saldana, Paul Chow</i>	
<b>Congestion-Driven Regional Re-Clustering for Low-Cost FPGAs</b> .....	253
<i>Darius Chiu, Guy G.F. Lemieux, Steven J.E. Wilton</i>	
<b>Round-based Priority Arbitration for Predictable and Reconfigurable Network-on-Chip</b> .....	261
<i>Chun-Hsien Lu, Kuo-Cheng Chiang, Pao-Ann Hsiung</i>	
<b>Automatic System Architecture Synthesis for FPGA-Based Reconfigurable Computers</b> .....	265
<i>Colin Yu Lin, Ngai Wong, Hayden Kwok-Hay So</i>	
<b>Reducing Dynamic Power Consumption in FPGAs Using Precomputation</b> .....	267
<i>Chi Chiu Tsang, Hayden Kwok-Hay So</i>	
<b>Automated Application Acceleration Using Software to Hardware Transformation</b> .....	271
<i>Qiwei Jin, David B. Thomas, Wayne Luk</i>	
<b>A Study on Interconnection Networks of the Dynamically Reconfigurable Processor Array MuCCRA</b> .....	275
<i>Masaru Kato, Toru Sano, Yoshihiro Yasuda, Yoshiki Saito, Hideharu Amano</i>	
<b>Routing Optimization for Hybrid FPGAs</b> .....	279
<i>Chi Wai Yu, Wayne Luk, Steven J.E. Wilton, Philip H.W. Leong</i>	
<b>Benchmark Results for Asynchronous High-Speed FPGAs Focusing on High Performance Digital Signal Processing</b> .....	283
<i>Lars Rockstroh, Wenbin Li, Juergen Hillebrand, Marek Wroblewski, Sven Simon</i>	
<b>Concurrently Optimizing FPGA Architecture Parameters and Transistor Sizing: Implications for FPGA Design</b> .....	287
<i>Alastair M. Smith, George A. Constantinides, Steven J.E. Wilton, Peter Y.K. Cheung</i>	
<b>Option Pricing with Multi-Dimensional Quadrature Architectures</b> .....	295
<i>Anson H.T. Tse, David B. Thomas, Wayne Luk</i>	
<b>An Adaptive Sequential Monte Carlo Framework with Runtime HW/SW Repartitioning</b> .....	299
<i>Markus Happe, Enno Lubbers, Marco Platzner</i>	
<b>Implementation of a Foveal Vision Mapping</b> .....	307
<i>Donald G. Bailey, Christos-Savvas Bouganis</i>	
<b>Configurable CMOS H-Tree Logic Module</b> .....	315
<i>Shun-Wen Cheng</i>	
<b>Exploiting Memory Customization in FPGA for 3D Stencil Computations</b> .....	319
<i>Muhammad Shafiq, Miquel Pericas, Raul de la Cruz, Mauricio Araya-Polo, Nacho Navarro, Eduard Ayguade</i>	
<b>Leakage Power Reduction for Coarse-Grained Dynamically Reconfigurable Processor Arrays Using Dual Vt Cells</b> .....	327
<i>Kei'ichiro Hirai, Masaru Kato, Yoshiki Saito, Hideharu Amano</i>	

<b>DRAFT: Flexible Interconnection Network for Dynamically Reconfigurable Architectures</b> .....	335
<i>Ludovic Devaux, Sana Ben Sassi, Sebastien Pillement, Daniel Chillet, Didier Demigny</i>	
<b>Reconfigurable Acceleration of Neural Models with Gap Junctions</b> .....	339
<i>Mark Wildie, Wayne Luk, Simon R. Schultz, Philip H.W. Leong, Andreas K. Fidjeland</i>	
<b>Modelling Degradation in FPGA Lookup Tables</b> .....	343
<i>Edward Stott, Pete Sedcole, Peter Y.K. Cheung</i>	
<b>Run Time Mapping of Adaptive Applications onto Homogeneous NoC-Based Reconfigurable Architectures</b> .....	347
<i>Stefan Wildermann, Tobias Ziermann, Jurgen Teich</i>	
<b>A Flexible DSP Block to Enhance FPGA Arithmetic Performance</b> .....	351
<i>Hadi Parandeh-Afshar, Alessandro Cevrero, Panagiotis Athanasopoulos, Philip Brisk, Yusuf Leblebici, Paolo lenne</i>	
<b>FPGA Implementation of Mixed Integer Quadratic Programming Solver for Mobile Robot Control</b> .....	359
<i>Yusuke Shimai, Junichi Tani, Hiroki Noguchi, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	
<b>FPGA Implementation of a 64-Bit BID-Based Decimal Floating-Point Adder/Subtractor</b> .....	363
<i>Amin Farmahini-Farahani, Charles Tsen, Katherine Compton</i>	
<b>FPGA Implementation of an Invasive Computing Architecture</b> .....	367
<i>Abdulazim Amouri, Farhadur Arifin, Frank Hannig, Jurgen Teich</i>	
<b>A Flexible FPGA-Based MIMO Geometric Fading Channel Simulator for Rapid Prototyping</b> .....	375
<i>Saeed Fouladi Fard, Amirhossein Alimohammad, Bruce Cockburn, Christian Schlegel</i>	
<b>Transforming Write Collisions in Block RAMs into Security Applications</b> .....	379
<i>Tim Guneyusu, Christof Paar</i>	
<b>Automated Dynamic Reconfiguration for High-Performance Regular Expression Searching</b> .....	386
<i>Ken Eguro</i>	
<b>Automatic Optimisation of MapReduce Designs by Geometric Programming</b> .....	391
<i>Qiang Liu, Tim Todman, Wayne Luk, George A. Constantinides</i>	
<b>rSesame --- A Generic System-Level Runtime Simulation Framework for Reconfigurable Architectures</b> .....	399
<i>Kamana Sigdel, Mark Thompson, Carlo Galuzzi, Andy D. Pimentel, Koen Bertels</i>	
<b>Design of a Vehicle-to-Vehicle Communication System on Reconfigurable Hardware</b> .....	404
<i>Oliver Sander, Benjamin Glas, Christoph Roth, Jurgen Becker, Klaus D. Muller-Glaser</i>	
<b>The Effect of Node Size, Heterogeneity, and Network Size on FPGA based NoCs</b> .....	412
<i>Jason Lee, Lesley Shannon</i>	
<b>Reconfigurable Sparse/Dense Matrix-Vector Multiplier</b> .....	416
<i>Georgi Kuzmanov, Mottaqiallah Taouil</i>	
<b>Operating System Management of Reconfigurable Hardware Computing Systems</b> .....	422
<i>Kyle Rupnow</i>	
<b>QoS-Aware Dynamic Power Management for Coarse-Grained Reconfigurable Architecture</b> .....	424
<i>Ganghee Lee, Manhwee Jo, Yongjin Ahn, Kiyoun Choi, Nikil Dutt</i>	
<b>A Floating-Point Accumulator for FPGA-Based High Performance Computing Applications</b> .....	428
<i>Song Sun, Joseph Zambreno</i>	
<b>SPY vs SLY: Run-Time Thread-Scheduler Aware Reconfigurable Hardware Allocators</b> .....	435
<i>Kyle Rupnow, Katherine Compton</i>	
<b>FFPU: Fractured Floating Point Unit for FPGA Soft Processors</b> .....	439
<i>Neil Hockert, Katherine Compton</i>	
<b>A High-Performance Double Precision Accumulator</b> .....	447
<i>Krishna K. Nagar, Jason D. Bakos</i>	
<b>FPGA vs. GPU for Sparse Matrix Vector Multiply</b> .....	451
<i>Yan Zhang, Yasser H. Shalabi, Rishabh Jain, Krishna K. Nagar, Jason D. Bakos</i>	
<b>FPGA vs MPPA for Positron Emission Tomography Pulse Processing</b> .....	459
<i>Michael Haselman, Nathan Johnson-Williams, Chad Jerde, Maria Kim, Scott Hauck, Thomas K. Lewellen, Robert Miyaoka</i>	
<b>Efficient Hardware Generation for Dynamic Programming Problems</b> .....	467
<i>Zubair Nawaz, Todor Stefanov, Koen Bertels</i>	
<b>3-Tier Reconfiguration Model for FPGAs Using Hardwired Network on Chip</b> .....	472
<i>Muhammad Aqeel Wahlah, Kees Goossens</i>	
<b>ICAP-I: A Reusable Interface for the Internal Reconfiguration of Xilinx FPGAs</b> .....	478
<i>Victor Lai, Oliver Diessel</i>	
<b>Dynamic Reconfiguration in a PSoC Device</b> .....	482
<i>Alex Doboli, Patrick Kane, Dave Van Ess</i>	

<b>Low Power Image Processing Using MuCCRA-3: A Dynamically Reconfigurable Processor Array .....</b>	<b>485</b>
<i>Masayuki Kimura, Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tunbunheng, Yoshihiro Yasuda, Hideharu Amano</i>	
<b>Using a Reconfigurable Compute Cluster for the Acceleration of Neural Networks.....</b>	<b>489</b>
<i>Christopher Pohl, Jens Hagemeyer, Johannes Romoth, Mario Porrmann, Ulrich Ruckert</i>	
<b>FPGA-in-the-Loop-Simulations for Dynamically Reconfigurable Applications .....</b>	<b>493</b>
<i>C. Paiz, Christopher Pohl, R. Radkowski, Jens Hagemeyer, Mario Porrmann, Ulrich Ruckert</i>	
<b>FloRA: Coarse-Grained Reconfigurable Architecture with Floating-Point Operation Capability .....</b>	<b>497</b>
<i>Dongwook Lee, Manhwee Jo, Kyuseung Han, Kiyoungh Choi</i>	
<b>Demonstration of Hardware-Accelerated Formal Verification .....</b>	<b>501</b>
<i>Hiroaki Yoshida, Satoshi Morishita, Masahiro Fujita</i>	
<b>Demonstration of the Fault Recognition and Recovery of FPGA Circuits by Means of Cytokine-Formal Immune Networks.....</b>	<b>505</b>
<i>Norma Montealegre</i>	
<b>An FPGA-Based Sudoku Solver Based on Simulated Annealing Methods.....</b>	<b>509</b>
<i>Pavlos Malakonakis, Miltiadis Smerdis, Euripides Sotiriades, Apostolos Dollas</i>	
<b>The TU Delft Sudoku Solver on FPGA .....</b>	<b>513</b>
<i>Kees van der Bok, Mottaqiallah Taouil, Panagiotis Afratis, Ioannis Sourdis</i>	
<b>An Initial Specific Processor for Sudoku Solving .....</b>	<b>517</b>
<i>Carlos Gonzalez, Javier Olivito, Javier Resano</i>	
<b>From Dynamic Reconfiguration to Self-Reconfiguration: Invasive Algorithms and Architectures.....</b>	<b>521</b>
<i>Jurgen Teich</i>	
<b>Packets Everywhere: The Great Opportunity for Field Programmable Technology .....</b>	<b>523</b>
<i>Gordon Brebner</i>	
<b>ASKAP Beamformer .....</b>	<b>533</b>
<i>John D. Bunton</i>	

**Author Index**