

# **2009 Asian Test Symposium**

**(ATS 2009)**

**Taichung, Taiwan**  
**23-26 November 2009**



**IEEE Catalog Number: CFP09067-PRT**  
**ISBN: 978-1-4244-5129-6**

# 2009 Asian Test Symposium

## ATS 2009

# Table of Contents

Foreword	
Organizing Committee	
Steering Committee	
Program Committee	
Reviewers	
Tutorials	
Keynotes	
Best Paper Award of ATS 2008	
Call for Papers of ATS 2010	

---

### Session 3A: Built-In Self-Test

CA Based Built-In Self-Test Structure for SoC .....	3
<i>Sukanta Das and Biplab K. Sikdar</i>	
A Random Jitter RMS Estimation Technique for BIST Applications .....	9
<i>Jae Wook Lee, Ji Hwan Chun, and Jacob A. Abraham</i>	
A Novel Seed Selection Algorithm for Test Time Reduction in BIST .....	15
<i>Rupsa Chakraborty and Dipanwita Roy Chowdhury</i>	
Logic BIST Architecture for System-Level Test and Diagnosis .....	21
<i>Jun Qian, Xingang Wang, Qinfu Yang, Fei Zhuang, Junbo Jia, Xiangfeng Li, Yuan Zuo, Jayanth Mekkoth, Jinsong Liu, Hao-Jan Chao, Shianling Wu, Huafeng Yang, Lizhen Yu, FeiFei Zhao, and Laung-Terng Wang</i>	

### Session 3B: Fault Diagnosis

Fault Diagnosis under Transparent-Scan .....	29
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns .....	35
<i>Yu Huang, Wu-Tung Cheng, Ruifeng Guo, Ting-Pu Tai, Feng-Ming Kuo, and Yuan-Shih Chen</i>	

On Improving Diagnostic Test Generation for Scan Chain Failures .....	41
<i>Xun Tang, Ruifeng Guo, Wu-Tung Cheng, Sudhakar M. Reddy, and Yu Huang</i>	
On Scan Chain Diagnosis for Intermittent Faults .....	47
<i>Dan Adolfsson, Joanna Siew, Erik Jan Marinissen, and Erik Larsson</i>	

### **Session 3C: Analog and Mixed-Signal Testing I**

Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique .....	57
<i>Jin-Fu Lin, Soon-Jyh Chang, and Chih-Hao Huang</i>	
Multi-tone Testing of Linear and Nonlinear Analog Circuits Using Polynomial Coefficients .....	63
<i>Suraj Sindia, Virendra Singh, and Vishwani D. Agrawal</i>	
Low Cost Dynamic Test Methodology for High Precision $\Sigma\Delta$ ADCs.....	69
<i>S. Kook, Hyun Choi, Vishwanath Natarajan, Abhijit Chatterjee, Alfred Gomes, Shalahb Goyal, and Le Jin</i>	
Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits .....	75
<i>Shiue-Tsung Shen, Wei-Hsiao Liu, En-Hua Ma, James Chien-Mo Li, and I-Chun Cheng</i>	

### **Session 4A: Industrial Session**

Scan Compression Implementation in Industrial Design - Case Study .....	83
<i>Dragon Hsu and Ron Press</i>	
Calibration as a Functional Test: An ADC Case Study .....	85
<i>Hsiu-Ming Chang, Kuan-Yu Lin, and Kwang-Ting Cheng</i>	
Customized Algorithms for High Performance Memory Test in Advanced Technology Node .....	87
<i>Shomo Chen, Ning Huang, Ting-Pu Tai, and Actel Niu</i>	
A Practical DFT Approach for Complex Low Power Designs .....	90
<i>Augusli Kifli, Y.W. Chen, Y.W. Tsay, and K.C. Wu</i>	
DFT Challenges in Next Generation Multi-media IP .....	92
<i>Mukund Mittal, Subrangshu Das, and S. Vishwanath</i>	
Yield Ramp up by Scan Chain Diagnosis .....	94
<i>Feng-Ming Kuo and Yuan-Shih Chhen</i>	

### **Session 4B: Low-Power Testing**

CAT: A Critical-Area-Targeted Test Set Modification Scheme for Reducing Launch Switching Activity in At-Speed Scan Testing .....	99
<i>K. Enokimoto, X. Wen, Y. Yamato, K. Miyase, H. Sone, S. Kajihara, M. Aso, and H. Furukawa</i>	
New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology .....	105
<i>Tsung-Tang Chen, Wei-Lin Li, Po-Han Wu, and Jiann-Chyi Rau</i>	

Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing .....	111
<i>Lung-Jen Lee, Wang-Dauh Tseng, Rung-Bin Lin, and Chi-Wei Yu</i>	

### **Session 4C: On-Line Testing and Silicon Debug**

Low Overhead Time-Multiplexed Online Checking: A Case Study of An H.264 Decoder .....	119
<i>Ming Gao and Kwang-Ting Cheng</i>	
A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems .....	125
<i>Stefano Di Carlo, Paolo Prinetto, and Alberto Scionti</i>	
Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug .....	131
<i>Sandesh Prabhakar and Michael Hsiao</i>	
A Post-Silicon Debug Support Using High-Level Design Description .....	137
<i>Yeonbok Lee, Tasuku Nishihara, Takeshi Matsumoto, and Masahiro Fujita</i>	

### **Session 5A: Delay Testing**

A Low Overhead On-Chip Path Delay Measurement Circuit .....	145
<i>Songwei Pei, Huawei Li, and Xiaowei Li</i>	
An Adaptive Test for Parametric Faults Based on Statistical Timing Information .....	151
<i>Michihiro Shintani, Takumi Uezono, Tomoyuki Takahashi, Hiroyuki Ueyama, Takashi Sato, Kazumi Hatayama, Takashi Aikyo, and Kazuya Masu</i>	
A Delay Measurement Technique Using Signature Registers .....	157
<i>Kentaroh Katoh, Toru Tanabe, Haque Md Zahidul, Kazuteru Namba, and Hideo Ito</i>	
Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test .....	163
<i>Chen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng, and Sih-Yan Li</i>	

### **Session 5B: Test Generation I**

A Practical Approach to Threshold Test Generation for Error Tolerant Circuits .....	171
<i>Hideyuki Ichihara, Kenta Sutoh, Yuki Yoshikawa, and Tomoo Inoue</i>	
Speeding up SAT-Based ATPG Using Dynamic Clause Activation .....	177
<i>Stephan Eggersglüß, Daniel Tille, and Rolf Drechsler</i>	
N-distinguishing Tests for Enhanced Defect Diagnosis .....	183
<i>Gang Chen, Janusz Rajski, Sudhakar Reddy, and Irith Pomeranz</i>	
Dynamic Compaction in SAT-Based ATPG .....	187
<i>Alexander Czutro, Ilia Polian, Piet Engelke, Sudhakar M. Reddy, and Bernd Becker</i>	

## Session 5C: System Test

SIRUP: Switch Insertion in Redundant Pipeline Structures for Yield and Yield/Area Improvement .....	193
<i>Mohammad Mirza-Aghatabar, Melvin A. Breuer, and Sandeep K. Gupta</i>	
Transaction Level Modeling and Design Space Exploration for SOC Test Architectures .....	200
<i>Chin-Yao Chang, Chih-Yuan Hsiao, Kuen-Jong Lee, and Alan P. Su</i>	
Efficient Software-Based Self-Test Methods for Embedded Digital Signal Processors .....	206
<i>Jun-Jie Zhu, Wen-Ching Lin, Jheng-Hao Ye, and Ming-Der Shieh</i>	

## Session 6A: Panel Session I

Is Low Power Testing Necessary? What does the Test Industry Truly Need? .....	215
<i>Anis Uzzaman</i>	

## Session 6B: DFT

A Scalable Scan Architecture for Godson-3 Multicore Microprocessor .....	219
<i>Zichu Qi, Hui Liu, Xiangku Li, Da Wang, Yinhe Han, Huawei Li, and Weiwu Hu</i>	
Kiss the Scan Goodbye: A Non-scan Architecture for High Coverage, Low Test Data Volume and Low Test Application Time .....	225
<i>Michael S. Hsiao and Mainak Banga</i>	
Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction under Output Constraint .....	231
<i>Katherine Shu-Min Li, Yu-Chen Hung, and Jr-Yang Huang</i>	
Leveraging Partially Enhanced Scan for Improved Observability in Delay Fault Testing .....	237
<i>Deepak K.G., Robinson Reyna, Virendra Singh, and Adit D. Singh</i>	

## Session 6C: RF and Analog Testing

BIST Driven Power Conscious Post-Manufacture Tuning of Wireless Transceiver Systems Using Hardware-Iterated Gradient Search .....	243
<i>Vishwanath Natarajan, Shyam Kumar Devarakond, Shreyas Sen, and Abhijit Chatterjee</i>	
Self-Calibrating Embedded RF Down-Conversion Mixers .....	249
<i>Abhilash Goyal, Madhavan Swaminathan, and Abhijit Chatterjee</i>	
A BIST Solution for the Functional Characterization of RF Systems Based on Envelope Response Analysis .....	255
<i>Manuel J. Barragán, Raffaella Fiorelli, Diego Vázquez, Adoración Rueda, and José L. Huertas</i>	
Exploiting Zero-Crossing for the Analysis of FM Modulated Analog/RF Signals Using Digital ATE .....	261
<i>Nicolas Pous, Florence Azaïs, Laurent Latorre, Pascal Nouet, and Jochen Rivoir</i>	

## Session 7A: SoC Test

IEEE 1500 Compatible Interconnect Test with Maximal Test Concurrency .....	269
<i>Katherine Shu-Min Li, Yi-Yu Liao, Yuo-Wen Liu, and Jr-Yang Huang</i>	
Multiple-Core under Test Architecture for HOY Wireless Testing Platform .....	275
<i>Sung-Yu Chen, Ying-Yen Chen, Chun-Yu Yang, and Jing-Jia Liou</i>	
Partition Based SoC Test Scheduling with Thermal and Power Constraints under Deep Submicron Technologies .....	281
<i>Chunhua Yao, Kewal K. Saluja, and Parameswaran Ramanathan</i>	
Test Integration for SOC Supporting Very Low-Cost Testers .....	287
<i>Chun-Chuan Chi, Chih-Yen Lo, Te-Wen Ko, and Cheng-Wen Wu</i>	

## Session 7B: Test Generation II

Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs? .....	295
<i>Krishna Chakravadhanula, Vivek Chickermane, Brion Keller, Patrick Gallagher, and Anis Uzzaman</i>	
New Class of Tests for Open Faults with Considering Adjacent Lines .....	301
<i>Hiroshi Takahashi, Yoshinobu Higami, Yuzo Takamatsu, Koji Yamazaki, Toshiyuki Tsutsumi, Hiroyuki Yotsuyanagi, and Masaki Hashizume</i>	
Test Pattern Selection and Customization Targeting Reduced Dynamic and Leakage Power Consumption .....	307
<i>Subhadip Kundu, Krishna Kumar S., and Santanu Chattopadhyay</i>	
Deterministic Algorithms for ATPG under Leakage Constraints .....	313
<i>Görschwin Fey</i>	

## Session 7C: Test Data Compression

Extended Selective Encoding of Scan Slices for Reducing Test Data and Test Power .....	319
<i>Jun Liu, Yinhe Han, and Xiaowei Li</i>	
A Multi-dimensional Pattern Run-Length Method for Test Data Compression .....	325
<i>Lung-Jen Lee, Wang-Dauh Tseng, Rung-Bin Lin, and Chen-Lun Lee</i>	
Bit-Operation-Based Seed Augmentation for LFSR Reseeding with High Defect Coverage .....	331
<i>Hongxia Fang, Krishnendu Chakrabarty, and Rubin Parekhji</i>	

## Session 8A: Panel Session II

Testing Embedded Memories in the Nano-Era: Will the Existing Approaches Survive? .....	339
<i>Said Hamdioui</i>	

## Session 8B: Fault Modeling & Diagnosis

A Non-Intrusive and Accurate Inspection Method for Segment Delay Variabilities .....	343
<i>Ying-Yen Chen and Jing-Jia Liou</i>	
Bridging Fault Diagnosis to Identify the Layer of Systematic Defects .....	349
<i>Po-Juei Chen, James Chien-Mo Li, and Hsing Jasmine Chao</i>	
Delay Fault Diagnosis in Sequential Circuits .....	355
<i>Youssef Benabboud, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, and Olivia Riewer</i>	
A Partially-Exhaustive Gate Transition Fault Model .....	361
<i>Brion Keller, Dale Meehl, Anis Uzzaman, and Richard Billings</i>	

## Session 8C: Analog and Mixed-Signal Testing II

An On-Chip Integrator Leakage Characterization Technique and Its Application to Switched Capacitor Circuits Testing .....	367
<i>Chen-Yuan Yang, Xuan-Lun Huang, and Jiun-Lang Huang</i>	
LFSR-Based Performance Characterization of Nonlinear Analog and Mixed-Signal Circuits .....	373
<i>Joonsung Park, Jaeyong Chung, and Jacob A. Abraham</i>	
A Jitter Characterizing BIST with Pulse-Amplifying Technique .....	379
<i>An-Sheng Chao and Soon-Jyh Chang</i>	
A Low-Cost Output Response Analyzer for the Built-in-Self-Test $\Sigma$ - $\Delta$ Modulator Based on the Controlled Sine Wave Fitting Method .....	385
<i>Shao-Feng Hung, Hao-Chiao Hong, and Sheng-Chuan Liang</i>	

## Session 9A: Memory Test

New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults .....	391
<i>Ad J. van de Goor, Said Hamdioui, Georgi N. Gaydadjiev, and Zaid Al-Ars</i>	
Testability Exploration of 3-D RAMs and CAMs .....	397
<i>Yu-Jen Huang and Jin-Fu Li</i>	
Fault Diagnosis Using Test Primitives in Random Access Memories .....	403
<i>Zaid Al-Ars and Said Hamdioui</i>	

## Session 9B: Test Generation III

Test Generation for Designs with On-Chip Clock Generators .....	411
<i>Xijiang Lin and Mark Kassab</i>	
On the Generation of Functional Test Programs for the Cache Replacement Logic .....	418
<i>W.J. Perez H., D. Ravotto, E. Sanchez, M. Sonza Reorda, and A. Tonda</i>	

Compact Test Generation for Small-Delay Defects Using Testable-Path Information .....	424
<i>Dong Xiang, Boxue Yin, and Krishendu Chakrabarty</i>	
At-Speed Scan Test Method for the Timing Optimization and Calibration .....	430
<i>Kun-Han Tsai, Ruifeng Guo, and Wu-Tung Cheng</i>	
<b>Session 9C: Defect-Based Testing</b>	
M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay .....	437
<i>Song Jin, Yinhe Han, Lei Zhang, Huawei Li, Xiaowei Li, and Guihai Yan</i>	
Analysis of Resistive Bridging Defects in a Synchronizer .....	443
<i>Hyoung-Kook Kim, Wen-Ben Jone, Laung-Terng Wang, and Shianling Wu</i>	
On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification .....	450
<i>Po-Yuan Chen, Cheng-Wen Wu, and Ding-Ming Kwai</i>	
Test Pattern Selection for Potentially Harmful Open Defects in Power Distribution Networks .....	456
<i>Yubin Zhang, Lin Huang, Feng Yuan, and Qiang Xu</i>	

## Author Index