2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

(DFT 2009)

Chicago, Illinois, USA
7 – 9 October 2009

IEEE Catalog Number: CFP09078-PRT
ISBN: 978-1-4244-5298-9

2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

DFT 2009

Table of Contents

Message from the Symposium Chairs
Organizing Committee
Program Committee
In Memoriam: Professor Susumu Horiguchi
TTTC: Test Technology Technical Council

Keynote Talk

The Future of Test—Product Integration and its Impact on Test 3
Michael Campbell

Keynote Talk

Low DPM: Why Do We Need it and What Does it Cost! 7
Sandeep P. Kumar

Session 1—BIST and On-chip Test Generation

Automated Generation of Built-In Self-Test and Measurement Circuitry for Mixed-Signal Circuits and Systems 11
George J. Starr, Jie Qin, Bradley F. Dutton, Charles E. Stroud, F. Foster Dai, and Victor P. Nelson

Reducing Test Point Area for BIST through Greater Use of Functional Flip-Flops to Drive Control Points 20
Joon-Sung Yang, Benoit Nadeau-Dostie, and Nur A. Touba

Soft Core Embedded Processor Based Built-In Self-Test of FPGAs 29
Bradley F. Dutton and Charles E. Stroud

On-chip Generation of the Second Primary Input Vectors of Broadside Tests 38
Irith Pomeranz and Sudhakar M. Reddy

Session 2— Design for Fault Tolerance I

Flip-Flop Hardening and Selection for Soft Error and Delay Fault Resilience 49
Mingjing Chen and Alex Orailoglu

A Novel Hardened Design of a CMOS Memory Cell at 32nm 58
Sheng Lin, Yong-Bin Kim, and Fabrizio Lombardi

Novel High Speed Robust Latch 65
Martin Omaña, Daniele Rossi, and Cecilia Metra

Invited Talk

Are Robust Circuits Really Robust? 77
Sybille Hellebrand and Marc Hunger

Invited Talk

Challenges in Delay Testing of Integrated Circuits 81
D.M.H. Walker

Session 3—Emerging Technologies

Using RRNS Codes for Cluster Faults Tolerance in Hybrid Memories 85
Nor Zaidi Haron and Said Hamdioui

Controlling Magnetic Circuits: How Clock Structure Implementation
will Impact Logical Correctness and Power 94
Aaron Dingler, M. Jafar Siddiq, Michael Niemier, X. Sharon Hu, M. Tanvir Alam,
Gary Bernstein, and Wolfgang Porod

Coded DNA Self-Assembly for Error Detection/Location 103
Zahra Mashreghian Arani, Masoud Hashempour, and Fabrizio Lombardi

Errors in DNA Self-Assembly by Synthesized Tile Sets 112
Xiaojun Ma, Masoud Hashempour, Yong-Bin Kim, and Fabrizio Lombardi

Invited Talk

Dreams, Plans, and Journey of Reaching Perfect Predictability and Reliability
in ASICs 123
Naveed Sherwani

Session 4—Error Detection

Concurrent Detection of Faults Affecting Energy Harvesting Circuits
of Self-Powered Wearable Sensors 127
Martin Omaña, Marcin Marzencki, Roberto Specchia, Cecilia Metra,
and Bozena Kaminska

SNR-Aware Error Detection for Low-Power Discrete Wavelet Lifting
Transform in JPEG 2000 136
Shih-Hsin Hu, Tung-Yeh Wu, and Jacob A. Abraham

Reduced Precision Checking for a Floating Point Adder 145
Patrick J. Eibl, Andrew D. Cook, and Daniel J. Sorin

Session 5—Yield Analysis and Dependability

Characterization of Gain Enhanced In-Field Defects in Digital Imagers 155
Jenny Leung, Glenn H. Chapman, Israel Koren, and Zahava Koren

Analysis of Resistive Open Defects in a Synchronizer 164
Hyoung-Kook Kim, Wen-Ben Jone, and Laung-Terng Wang

A Fault Analysis and Classifier Framework for Reliability-Aware
SRAM-Based FPGA Systems 173
Cristiana Bolchini, Fabrizio Castro, and Antonio Miele

On the Functional Qualification of a Platform Model 182
*Giuseppe Di Guglielmo, Franco Fummi, Graziano Pravadelli, Mark Hampton,
and Florian Letombe*

Session 6—Design for Fault Tolerance II

A Sensor to Detect Normal or Reverse Temperature Dependence in Nanoscale
CMOS Circuits 193
David Wolpert and Paul Ampadu

A Reconfigurable ADC Circuit with Online-Testing Capability and Enhanced
Fault Tolerance 202
Yueran Gao and Haibo Wang

Improving Memory Repair by Selective Row Partitioning 211
Muhammad Tauseef Rab, Asad Amin Bawa, and Nur A. Touba

Invited Talk

Software-Based Hardware Fault Tolerance for Many-Core Architectures 223
Hans-Joachim Wunderlich

Can Functional Test Achieve Low-cost Full Coverage of NoC Faults? 224
Marcelo Lubaszewski

Session 7—Posters

Testing of Switch Blocks in Three-Dimensional FPGA 227
Takumi Hoshi, Kazuteru Namba, and Hideo Ito

A Study of Side-Channel Effects in Reliability-Enhancing Techniques 236
Jianwei Dai and Lei Wang

Reliability and Performance Analysis of FPGA-Based Fault Tolerant System 245
Ryoji Noji, Satoshi Fujie, Yuki Yoshikawa, Hideyuki Ichihara, and Tomoo Inoue

An On-board Data-Handling Computer for Deep-Space Exploration Built
Using Commercial-Off-the-Shelf SRAM-Based FPGAs 254
Matteo Sonza Reorda, Massimo Violante, Cristina Meinhardt, and Ricardo Reis

Minimizing Observation Points for Fault Location 263
Snehal Udar and Dimitri Kagaris

Optimizing Parametric BIST Using Bio-inspired Computing Algorithms 268
Nastaran Nemati, Amirhossein Simjour, Amirali Ghofrani, and Zainalabedin Navabi

Analyzing Formal Verification and Testing Efforts of Different Fault Tolerance Mechanisms 277
Meng Zhang, Anita Lungu, and Daniel J. Sorin

System Level Testing via TLM 2.0 Debug Transport Interface 286
Stefano Di Carlo, Nadereh Hatami, Paolo Prinetto, and Alessandro Savino

Improving the Effectiveness of XOR-based Decompressors through Horizontal/Vertical Move of Stimulus Fragments 295
Nader Alawadhi and Ozgur Sinanoglu

Transient Error Detection and Recovery in Processor Pipelines 304
Syed Zafar Shazli and Mehdi Baradaran Tahoori

Fault-Tolerant Routing Algorithm for Network on Chip without Virtual Channels 313
Yusuke Fukushima, Masaru Fukushi, and Susumu Horiguchi

Defect-Tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis 322
Yehua Su and Wenjing Rao

Complementary Formal Approaches for Dependability Analysis 331
Souheib Baarir, Cécile Braunstein, Renaud Clavel, Emmanuelle Encrenaz, Jean-Michel Ilié, Régis Leveugle, Isabelle Mounier, Laurence Pierre, and Denis Poitrenaud

Optimization of Nanoelectronic Systems Reliability Under Massive Defect Density Using Distributed R-fold Modular Redundancy (DRMR) 340
Milos Stanisavljevic, Alexandre Schmid, and Yusuf Leblebici

An ILP formulation to Unify Power Efficiency and Fault Detection at Register-Transfer Level 349
Yu Liu and Kaijie Wu

Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Functional Test Sequences 358
Irith Pomeranz and Sudhakar M. Reddy

Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes 367
Yuu Maeda and Haruhiko Kaneko

Keynote Talk

Resilience Challenges for Exascale Systems 379
Norman Paul Jouppi

Session 8—Testing and Design for Test

Improving the Detectability of Resistive Open Faults in Scan Cells 383
Fan Yang, Sreejit Chakravarty, Narendra Devta-Prasanna, Sudhakar M. Reddy, and Irith Pomeranz

An Incremental Approach to Functional Diagnosis 392
Luca Amati, Cristiana Bolchini, Laura Frigerio, Fabio Salice, William Eklow, Arnold Suvatne, Eugenio Brambilla, Federico Franzoso, and Michele Martin

Generating Diverse Test Sets for Multiple Fault Detections Based on Fault Cone Partitioning 401
Stelios Neophytou, Maria K. Michael, and Kyriakos Christou

Thermal Driven Test Access Routing in Hyper-interconnected Three-Dimensional System-on-Chip 410
Unni Chandran and Dan Zhao

Invited Talk

Workload-Cognizant Impact Analysis and its Applications in Error Detection and Tolerance in Modern Microprocessors 421
Yiorgos Makris

A Defect Tolerant and Performance Tunable Gate Architecture for End-of-Roadmap CMOS 422
Adit D. Singh

Session 9—Error Detection and Correction

Error Correction Codes for SEU and SEFI Tolerant Memory Systems 425
S. Pontarelli, G.C. Cardarilli, M. Re, and A. Salsano

Dual-Layer Cooperative Error Control for Reliable Nanoscale Networks-on-Chip 431
Qiaoyan Yu and Paul Ampadu

Burst Error Detection Hybrid ARQ with Crosstalk-Delay Reduction for Reliable On-chip Interconnects 440
Bo Fu and Paul Ampadu

Invited Talk

Data Learning Techniques for Functional/System Fmax Prediction 451
Li-C. Wang

Author Index