

2009 NORCHIP

**Trondheim, Norway
16-17 November 2009**



**IEEE Catalog Number: CFP09828-PRT
ISBN: 978-1-4244-4310-9**

TABLE OF CONTENTS

Physical Design and Reliability Issues in Nanoscale Analog CMOS Technologies	1
<i>Lanny L. Lewyn</i>	
Prospects for Building Cortex-Scale CMOL/CMOS Circuits: A Design Space Exploration	11
<i>Dan Hammerstrom, Mazad S. Zaveri</i>	
The Rules Have Changed	19
<i>Kenneth Martin</i>	
Inverter-based 1V Transimpedance Amplifier in 90nm CMOS for Medical Ultrasound Imaging	25
<i>Linga Reddy Cenkeramaddi, Tajeshwar Singh, Trond Ytterdal</i>	
Near-Optimum Switched Capacitor Sample-and-Hold Circuit	29
<i>Francesco Centurelli, Andrea Simonetti, Alessandro Trifiletti</i>	
MultiCast Protocol for SegBus Platform	33
<i>Khalid Latif, Hannu Tenhunen, Tiberiu Seceleanu</i>	
Message Routing in 3D Networks-on-Chip	39
<i>Claudia Rusu, Lorena Anghel, Dimiter Avresky</i>	
A Dual Feedback Loop Low-noise Amplifier	43
<i>Esa Tiiliharju, Tero Koivisto</i>	
Low-Power, Enhanced-Gain Adaptive-Biasing-based Operational Transconductance Amplifiers	47
<i>Tuan Vu Cao, Dag T. Wisland, Tor Sverre Lande, Farshad Moradi</i>	
Symmetric Semi-floating-gate Pseudo Differential Pair for Low-voltage Analog Design	51
<i>Y. Berg</i>	
A Study of 3D Network-on-Chip Design for Data Parallel H.264 Coding	55
<i>Thomas Canhao Xu, Alexander Wei Yin, Pasi Liljeberg, Hannu Tenhunen</i>	
NoC Interface for Fault-Tolerant Message-Passing Communication on Multiprocessor SoC Platform	61
<i>Heikki Kariniemi, Jari Nurmi</i>	
FPGA Implementation of Autocorrelation-based Feature Detector for Cognitive Radio	67
<i>Kari Kokkinen, Vesa Turunen, Marko Kosunen, Sachin Chaudhari, Visa Koivunen, Jussi Ryyänen</i>	
CBSC Pipelined ADC with Comparator Preset, and Comparator Delay Compensation	71
<i>Carsten Wulff, Trond Ytterdal</i>	
On-chip Offset Generator for A/D Converter INL Testing Without an Accurate Test Stimulus	75
<i>Esa Korhonen, Juha Kostamovaara</i>	
Power Efficient Cross-Correlation Using Bitstreams	79
<i>Olav E. Liseith, Daniel Mo, Hakon A. Hjortland, Tor Sverre "Bassen" Lande, Dag T. Wisland</i>	
Subthreshold Minority-3 Gates and Inverters Used for 32-bit Serial and Parallel Adders Implemented in 90 nm CMOS	83
<i>Snorre Aunet</i>	
A Robust Method to Estimate Power and Delay for Digital Integrated Circuits	89
<i>Hossein Aghababa, Behjat Forouzandeh, Hooman Dehghan, Ali Afzali-Kusha</i>	
Reliability Analysis of Gate Dielectrics by Applying Array Test Structures and Automated Test Systems	94
<i>Andreas Domdey, Kristian M. Hafkemeyer, Dietmar Schroeder, Wolfgang H. Krautschneider</i>	
Hardware Implementation of an SVD Based MIMO OFDM Channel Estimator	99
<i>Johan Lofgren, Shahid Mehmood, Nadir Khan, Babar Masood, M. Irfan Z. Awan, Imran Khan, Nafiz A. Chisty, Peter Nilsson</i>	
Sign-Bit Based Architecture for OFDM Acquisition for Multiple-standards	103
<i>Isael Diaz, Leif Wilhelmsson, Joachim Rodrigues, Thomas Olsson, Viktor Owall</i>	
High Speed Data Preprocessing for Bioimpedance Measurements: Architectural Exploration	107
<i>Peeter Ellervee, Paul Annus, Mart Min</i>	
An FPGA Implementation of the Time Domain Deadbeat Algorithm for Control Applications	111
<i>Bogdan Claudiu Alecsa, Alexandru Onea</i>	
Simulation-based Verification of Power Aware System-on-Chip Designs Using UPF IEEE 1801	115
<i>Christoph Trummer, Christoph M. Kirchsteiger, Christian Steger, Reinhold Weiß, Damian Dalton, Markus Pistauer</i>	
Efficient Network Interface Architecture for Network-on-Chips	119
<i>Masoumeh Ebrahimi, Masoud Daneshlab, N. P. Sreejesh, Pasi Liljeberg, Hannu Tenhunen</i>	
Design Considerations of 8 mm³ Reconfigurable Computing Platform	123
<i>Karri E. E. Nikunen, Hannu H. Heusala, Jere J. Komulainen</i>	

Electromagnetic Impulse Radio Camera	127
<i>Malihe Zarre Dooghabadi, Tuan Anh Vu, Shanthy Sudalaiyandi, Hakon A. Hjortland, Tor Sverre "Bassen" Lande, Øivind Nass, Svein Erik Hamran</i>	
Multi-dimensional Routing Algorithms for Congestion Minimization in Network-on-Chip	132
<i>K. Somasundaram, Juha Plosila</i>	
1V Transimpedance Amplifier in 90nm CMOS for Medical Ultrasound Imaging	137
<i>Linga Reddy Cenkeramaddi, Trond Ytterdal</i>	
A Practical FPGA-Based LUT-Predistortion Technology For Switch-Mode Power Amplifier Linearization	141
<i>U. Cerasani, Y. Le Moullec, Tian Tong</i>	
QoS Router with Both Soft and Hard Guarantee for Network-on-chip	146
<i>Xiaowen Wu, Yilang Wu, Ling Wang, Xiaoqing Yang</i>	
Ultra Low Power Application Specific Instruction-Set Processor Design for a Cardiac Beat Detector Algorithm	152
<i>Yahya H. Yassin, Per Gunnar Kjeldsberg, Jos Hulzink, Inaki Romero, Jos Huisken</i>	
A Reconfigurable SoC Tailored to Software Defined Radio Applications	156
<i>Fabio Garzia, Waqar Hussain, Roberto Airoidi, Jari Nurmi</i>	
Analysis and Design of a Low-Power Single-Stage CMOS Wireless Receiver	160
<i>Matteo Camponeschi, Andrea Bevilacqua, Pietro Andreani</i>	
A Wideband Interference Tolerant RF Receiver for Cognitive Radio Sensor Unit	164
<i>Jussi Ollikainen, Mikko Kaltiokallio, Kari Stadius, Ville Saari, Jussi Ryyänen</i>	
An Integrated Optical Receiver for Multilevel Data Communication over Plastic Optical Fiber	168
<i>M. Atef, W. Gaberl, R. Swoboda, H. Zimmermann</i>	
Analytical Derivation of Traffic Patterns in Shared Memory Architectures from Task Graphs	172
<i>Matthias Bo Stuart, Jens Sparsø</i>	
Implementation of a Scalable, Globally Plesiochronous Locally Synchronous, Off-Chip NoC Communication Protocol	176
<i>Wajid Hassan Minhass, Johnny Öberg, Ingo Sander</i>	
A Review of Dynamic Power Management Methods in NoC Under Emerging Design Considerations	181
<i>Liang Guang, Pasi Liljeberg, Ethiopia Nigussie, Hannu Tenhunen</i>	
A Multirate Sigma Delta Modulator for GSM Standard in CMOS Technology	187
<i>M. Laguna, R. Viladoms, F. Colodro, A. Torralba</i>	
High-Level Continuous-Time Sigma Delta Design In Matlab/Simulink	191
<i>Rune Kaald, Ivar Løkken, Bjørnar Hernes, Trond Sæther</i>	
Recursive Fir Filter Structures on FPGA	197
<i>Tarja Tauren, Olli Vainio, Raija Lehto</i>	
An Architecture for Calculation of the Distance Transform Based on Mathematical Morphology	203
<i>Hugo Hedberg, Viktor Owall</i>	
Implementation Aspects of Fault-Tolerant Logic Built with Single-Electron Devices	207
<i>Jacek Flak, Mika Laiho</i>	
Thermal Analysis of On-chip Interconnects in Multicore Systems	211
<i>Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila</i>	
Analysis, Design and Development of Novel, Low Profile Microstrip Antenna for Satellite Navigation	215
<i>Rajeev Kumar Kanth, Alok Kumar Singhal, Pasi Liljeberg, Hannu Tenhunen</i>	
A 2-5 Gb/s Fully Differential 3X Oversampling CDR for High-Speed Serial Data Link	219
<i>Nathan Kiddinapillai, Tad Kwasniewski</i>	
A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs	223
<i>Hadiseh Babazadeh, Arash Esmaili, Khayrollah Hadidi</i>	
Initial FPGA Design for Generalized Orthogonal Nonsinusoidal Division Multiplexing	226
<i>Peteris Misans, Gatis Valters</i>	
Power Reduction Through Adaptive Data Compression In Network-on-Chip Architectures	231
<i>Mehdi Taassori, Mohsen Mossavi</i>	
FPGA Implementation of Elementary Generalized Unitary Rotation	237
<i>Gatis Valters, Peteris Misans</i>	
Specification-Driven Testbench Development for Synchronous Parallel-Pipeline Designs	241
<i>Mikhail Chupilko, Alexander Kamkin</i>	
Impact of Intra-Die Random Variations on Clock Tree	245
<i>Tarun Chawla, Sebastien Marchal, Amara Amara, Andrei Vladimirescu</i>	
A Simplified Router Architecture for the Modified Fat Tree Network-on-Chip Topology	249
<i>A. Bouhraoua, O. Diraneya, M. E. Elrabaa</i>	
Event Control and Programming for Microprocessor Peripheral Systems	253
<i>Rune André Bjørnerud, Morten W. Lund, Kjetil Svarstad</i>	

Application Specific IP Placement for On-Chip Distributed Architectures	257
<i>Khalid Latif, Hannu Tenhunen, Tiberiu Seceleanu</i>	
A 65-nm CMOS Ultra-Low-Power LC Quadrature VCO	261
<i>Kin Keung Lee, Carl Bryant, Markus Törmänen, Henrik Sjöland</i>	
Impact of Circuit Non-Idealities on Wireless Interconnect Based on OOK Modulated RF Transceiver	265
<i>Cheng Tao, Peltonen Teemu, Tjukanoff Esa, Hannu Tenhunen, Tero Tikka, Jussi Ryyanen</i>	
Device Modelling for 60 GHz Radio Front-ends in 65 nm CMOS	269
<i>Sha Tao, Saul Rodriguez, Ana Rusu, Mohammed Ismail</i>	
Multiobjective Optimization for Transistor Sizing of CMOS Logic Standard Cells Using Set-Oriented Numerical Techniques	273
<i>Matthias Blesken, Ulrich Ruckert, Dominik Steenken, Katrin Witting, Michael Dellnitz</i>	
Hardware Implementation of Mapper for Faster-than-Nyquist Signaling Transmitter	277
<i>Deepak Dasalukunte, Fredrik Rusek, Viktor Owall, Karthik Ananthanarayanan, Murali Kandasamy</i>	
On the Impact of Buffer Size on Packet Loss in Adaptable Network-on-Chips for Runtime Reconfigurable System-on-Chips	282
<i>Carsten Albrecht, Roman Koch, Thilo Pionteck</i>	
A 1-5 GHz UWB Low Noise Amplifier in 0.18 μm CMOS	286
<i>Ming Shen, Tian Tong, Jan H. Mikkelsen, Ole K. Jensen, Torben Larsen</i>	
UWB Vivaldi Antenna for Impulse Radio Beamforming	290
<i>Tuan Anh Vu, Malihe Zarre Dooghabadi, Shanthi Sudalaiyandi, Hakon A. Hjortland, Øivind Næss, Tor Sverre Lande, Svein Erik Hamran</i>	
A Current Reused Oscillator-Mixer for DS-UWB	295
<i>Tero Koivisto, Esa Tiiliharju</i>	
A Digital Back-end of Energy Detection UWB Impulse Radio Receiver	299
<i>Zhuo Zou, Fredrik Jonsson, Li-Rong Zheng, Hannu Tenhunen</i>	
Benefits of Decomposing Wide CMOS Transistors Into Minimum-size Gates	303
<i>Hans Kristian Otnes Berge, Snorre Aunet</i>	
Static Ultra Low Voltage CMOS Logic	307
<i>Y. Berg</i>	
Low-Power Subthreshold to Above Threshold Level Shifter in 90 nm Process	311
<i>Amir Hasanbegovic, Snorre Aunet</i>	
Measurement of a Timing Error Detection Latch Capable of Sub-threshold Operation	315
<i>Matthew J. Turnquist, Erkkä Laulainen, Jani Makipaa, Mika Pulkkinen, Lauri Koskinen</i>	
Author Index	