

# **2009 NORCHIP**

**Trondheim, Norway  
16-17 November 2009**



**IEEE Catalog Number: CFP09828-PRT  
ISBN: 978-1-4244-4310-9**

# TABLE OF CONTENTS

<b>Physical Design and Reliability Issues in Nanoscale Analog CMOS Technologies</b> .....	1
<i>Lanny L. Lewyn</i>	
<b>Prospects for Building Cortex-Scale CMOL/CMOS Circuits: A Design Space Exploration</b> .....	11
<i>Dan Hammerstrom, Mazad S. Zaveri</i>	
<b>The Rules Have Changed</b> .....	19
<i>Kenneth Martin</i>	
<b>Inverter-based 1V Transimpedance Amplifier in 90nm CMOS for Medical Ultrasound Imaging</b> .....	25
<i>Linga Reddy Cenkeramaddi, Tajeshwar Singh, Trond Ytterdal</i>	
<b>Near-Optimum Switched Capacitor Sample-and-Hold Circuit</b> .....	29
<i>Francesco Centurelli, Andrea Simonetti, Alessandro Trifiletti</i>	
<b>MultiCast Protocol for SegBus Platform</b> .....	33
<i>Khalid Latif, Hannu Tenhunen, Tiberiu Seceleanu</i>	
<b>Message Routing in 3D Networks-on-Chip</b> .....	39
<i>Claudia Rusu, Lorena Anghel, Dimiter Avresky</i>	
<b>A Dual Feedback Loop Low-noise Amplifier</b> .....	43
<i>Esa Tiiliharju, Tero Koivisto</i>	
<b>Low-Power, Enhanced-Gain Adaptive-Biasing-based Operational Transconductance Amplifiers</b> .....	47
<i>Tuan Vu Cao, Dag T. Wisland, Tor Sverre Lande, Farshad Moradi</i>	
<b>Symmetric Semi-floating-gate Pseudo Differential Pair for Low-voltage Analog Design</b> .....	51
<i>Y. Berg</i>	
<b>A Study of 3D Network-on-Chip Design for Data Parallel H.264 Coding</b> .....	55
<i>Thomas Canhao Xu, Alexander Wei Yin, Pasi Liljeberg, Hannu Tenhunen</i>	
<b>NoC Interface for Fault-Tolerant Message-Passing Communication on Multiprocessor SoC Platform</b> .....	61
<i>Heikki Kariniemi, Jari Nurmi</i>	
<b>FPGA Implementation of Autocorrelation-based Feature Detector for Cognitive Radio</b> .....	67
<i>Kari Kokkinen, Vesa Turunen, Marko Kosunen, Sachin Chaudhari, Visa Koivunen, Jussi Ryyänen</i>	
<b>CBSC Pipelined ADC with Comparator Preset, and Comparator Delay Compensation</b> .....	71
<i>Carsten Wulff, Trond Ytterdal</i>	
<b>On-chip Offset Generator for A/D Converter INL Testing Without an Accurate Test Stimulus</b> .....	75
<i>Esa Korhonen, Juha Kostamovaara</i>	
<b>Power Efficient Cross-Correlation Using Bitstreams</b> .....	79
<i>Olav E. Liseith, Daniel Mo, Hakon A. Hjortland, Tor Sverre "Bassen" Lande, Dag T. Wisland</i>	
<b>Subthreshold Minority-3 Gates and Inverters Used for 32-bit Serial and Parallel Adders Implemented in 90 nm CMOS</b> .....	83
<i>Snorre Aunet</i>	
<b>A Robust Method to Estimate Power and Delay for Digital Integrated Circuits</b> .....	89
<i>Hossein Aghababa, Behjat Forouzandeh, Housman Dehghan, Ali Afzali-Kusha</i>	
<b>Reliability Analysis of Gate Dielectrics by Applying Array Test Structures and Automated Test Systems</b> .....	94
<i>Andreas Domdey, Kristian M. Hafkemeyer, Dietmar Schroeder, Wolfgang H. Krautschneider</i>	
<b>Hardware Implementation of an SVD Based MIMO OFDM Channel Estimator</b> .....	99
<i>Johan Lofgren, Shahid Mehmood, Nadir Khan, Babar Masood, M. Irfan Z. Awan, Imran Khan, Nafiz A. Chisty, Peter Nilsson</i>	
<b>Sign-Bit Based Architecture for OFDM Acquisition for Multiple-standards</b> .....	103
<i>Isael Diaz, Leif Wilhelmsson, Joachim Rodrigues, Thomas Olsson, Viktor Owall</i>	
<b>High Speed Data Preprocessing for Bioimpedance Measurements: Architectural Exploration</b> .....	107
<i>Peeter Ellervee, Paul Annus, Mart Min</i>	
<b>An FPGA Implementation of the Time Domain Deadbeat Algorithm for Control Applications</b> .....	111
<i>Bogdan Claudiu Alecsa, Alexandru Onea</i>	
<b>Simulation-based Verification of Power Aware System-on-Chip Designs Using UPF IEEE 1801</b> .....	115
<i>Christoph Trummer, Christoph M. Kirchsteiger, Christian Steger, Reinhold Weiß, Damian Dalton, Markus Pistauer</i>	
<b>Efficient Network Interface Architecture for Network-on-Chips</b> .....	119
<i>Masoumeh Ebrahimi, Masoud Daneshlab, N. P. Sreejesh, Pasi Liljeberg, Hannu Tenhunen</i>	
<b>Design Considerations of 8 mm<sup>3</sup> Reconfigurable Computing Platform</b> .....	123
<i>Karri E. E. Nikunen, Hannu H. Heusala, Jere J. Komulainen</i>	

<b>Electromagnetic Impulse Radio Camera</b> .....	127
<i>Malihe Zarre Dooghabadi, Tuan Anh Vu, Shanthy Sudalaiyandi, Hakon A. Hjortland, Tor Sverre "Bassen" Lande, Øivind Nass, Svein Erik Hamran</i>	
<b>Multi-dimensional Routing Algorithms for Congestion Minimization in Network-on-Chip</b> .....	132
<i>K. Somasundaram, Juha Plosila</i>	
<b>1V Transimpedance Amplifier in 90nm CMOS for Medical Ultrasound Imaging</b> .....	137
<i>Linga Reddy Cenkeramaddi, Trond Ytterdal</i>	
<b>A Practical FPGA-Based LUT-Predistortion Technology For Switch-Mode Power Amplifier Linearization</b> .....	141
<i>U. Cerasani, Y. Le Moullec, Tian Tong</i>	
<b>QoS Router with Both Soft and Hard Guarantee for Network-on-chip</b> .....	146
<i>Xiaowen Wu, Yilang Wu, Ling Wang, Xiaoqing Yang</i>	
<b>Ultra Low Power Application Specific Instruction-Set Processor Design for a Cardiac Beat Detector Algorithm</b> .....	152
<i>Yahya H. Yassin, Per Gunnar Kjeldsberg, Jos Hulzink, Inaki Romero, Jos Huisken</i>	
<b>A Reconfigurable SoC Tailored to Software Defined Radio Applications</b> .....	156
<i>Fabio Garzia, Waqar Hussain, Roberto Airoidi, Jari Nurmi</i>	
<b>Analysis and Design of a Low-Power Single-Stage CMOS Wireless Receiver</b> .....	160
<i>Matteo Camponeschi, Andrea Bevilacqua, Pietro Andreani</i>	
<b>A Wideband Interference Tolerant RF Receiver for Cognitive Radio Sensor Unit</b> .....	164
<i>Jussi Ollikainen, Mikko Kaltiokallio, Kari Stadius, Ville Saari, Jussi Ryyänen</i>	
<b>An Integrated Optical Receiver for Multilevel Data Communication over Plastic Optical Fiber</b> .....	168
<i>M. Atef, W. Gaberl, R. Swoboda, H. Zimmermann</i>	
<b>Analytical Derivation of Traffic Patterns in Shared Memory Architectures from Task Graphs</b> .....	172
<i>Matthias Bo Stuart, Jens Sparsø</i>	
<b>Implementation of a Scalable, Globally Plesiochronous Locally Synchronous, Off-Chip NoC Communication Protocol</b> .....	176
<i>Wajid Hassan Minhass, Johnny Öberg, Ingo Sander</i>	
<b>A Review of Dynamic Power Management Methods in NoC Under Emerging Design Considerations</b> .....	181
<i>Liang Guang, Pasi Liljeberg, Ethiopia Nigussie, Hannu Tenhunen</i>	
<b>A Multirate Sigma Delta Modulator for GSM Standard in CMOS Technology</b> .....	187
<i>M. Laguna, R. Viladoms, F. Colodro, A. Torralba</i>	
<b>High-Level Continuous-Time Sigma Delta Design In Matlab/Simulink</b> .....	191
<i>Rune Kaald, Ivar Løkken, Bjørnar Hernes, Trond Sæther</i>	
<b>Recursive Fir Filter Structures on FPGA</b> .....	197
<i>Tarja Tauren, Olli Vainio, Raija Lehto</i>	
<b>An Architecture for Calculation of the Distance Transform Based on Mathematical Morphology</b> .....	203
<i>Hugo Hedberg, Viktor Owall</i>	
<b>Implementation Aspects of Fault-Tolerant Logic Built with Single-Electron Devices</b> .....	207
<i>Jacek Flak, Mika Laiho</i>	
<b>Thermal Analysis of On-chip Interconnects in Multicore Systems</b> .....	211
<i>Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila</i>	
<b>Analysis, Design and Development of Novel, Low Profile Microstrip Antenna for Satellite Navigation</b> .....	215
<i>Rajeev Kumar Kanth, Alok Kumar Singhal, Pasi Liljeberg, Hannu Tenhunen</i>	
<b>A 2-5 Gb/s Fully Differential 3X Oversampling CDR for High-Speed Serial Data Link</b> .....	219
<i>Nathan Kiddinapillai, Tad Kwasniewski</i>	
<b>A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs</b> .....	223
<i>Hadiseh Babazadeh, Arash Esmaili, Khayrollah Hadidi</i>	
<b>Initial FPGA Design for Generalized Orthogonal Nonsinusoidal Division Multiplexing</b> .....	226
<i>Peteris Misans, Gatis Valters</i>	
<b>Power Reduction Through Adaptive Data Compression In Network-on-Chip Architectures</b> .....	231
<i>Mehdi Taassori, Mohsen Mossavi</i>	
<b>FPGA Implementation of Elementary Generalized Unitary Rotation</b> .....	237
<i>Gatis Valters, Peteris Misans</i>	
<b>Specification-Driven Testbench Development for Synchronous Parallel-Pipeline Designs</b> .....	241
<i>Mikhail Chupilko, Alexander Kamkin</i>	
<b>Impact of Intra-Die Random Variations on Clock Tree</b> .....	245
<i>Tarun Chawla, Sebastien Marchal, Amara Amara, Andrei Vladimirescu</i>	
<b>A Simplified Router Architecture for the Modified Fat Tree Network-on-Chip Topology</b> .....	249
<i>A. Bouhraoua, O. Diraneyya, M. E. Elrabaa</i>	
<b>Event Control and Programming for Microprocessor Peripheral Systems</b> .....	253
<i>Rune André Bjørnerud, Morten W. Lund, Kjetil Svarstad</i>	

<b>Application Specific IP Placement for On-Chip Distributed Architectures</b> .....	257
<i>Khalid Latif, Hannu Tenhunen, Tiberiu Seceleanu</i>	
<b>A 65-nm CMOS Ultra-Low-Power LC Quadrature VCO</b> .....	261
<i>Kin Keung Lee, Carl Bryant, Markus Törmänen, Henrik Sjöland</i>	
<b>Impact of Circuit Non-Idealities on Wireless Interconnect Based on OOK Modulated RF Transceiver</b> .....	265
<i>Cheng Tao, Peltonen Teemu, Tjukanoff Esa, Hannu Tenhunen, Tero Tikka, Jussi Rynanen</i>	
<b>Device Modelling for 60 GHz Radio Front-ends in 65 nm CMOS</b> .....	269
<i>Sha Tao, Saul Rodriguez, Ana Rusu, Mohammed Ismail</i>	
<b>Multiobjective Optimization for Transistor Sizing of CMOS Logic Standard Cells Using Set-Oriented Numerical Techniques</b> .....	273
<i>Matthias Blesken, Ulrich Ruckert, Dominik Steenken, Katrin Witting, Michael Dellnitz</i>	
<b>Hardware Implementation of Mapper for Faster-than-Nyquist Signaling Transmitter</b> .....	277
<i>Deepak Dasalukunte, Fredrik Rusek, Viktor Owall, Karthik Ananthanarayanan, Murali Kandasamy</i>	
<b>On the Impact of Buffer Size on Packet Loss in Adaptable Network-on-Chips for Runtime Reconfigurable System-on-Chips</b> .....	282
<i>Carsten Albrecht, Roman Koch, Thilo Pionteck</i>	
<b>A 1-5 GHz UWB Low Noise Amplifier in 0.18 <math>\mu\text{m}</math> CMOS</b> .....	286
<i>Ming Shen, Tian Tong, Jan H. Mikkelsen, Ole K. Jensen, Torben Larsen</i>	
<b>UWB Vivaldi Antenna for Impulse Radio Beamforming</b> .....	290
<i>Tuan Anh Vu, Malihe Zarre Dooghabadi, Shanthi Sudalaiyandi, Hakon A. Hjortland, Øivind Næss, Tor Sverre Lande, Svein Erik Hamran</i>	
<b>A Current Reused Oscillator-Mixer for DS-UWB</b> .....	295
<i>Tero Koivisto, Esa Tiiliharju</i>	
<b>A Digital Back-end of Energy Detection UWB Impulse Radio Receiver</b> .....	299
<i>Zhuo Zou, Fredrik Jonsson, Li-Rong Zheng, Hannu Tenhunen</i>	
<b>Benefits of Decomposing Wide CMOS Transistors Into Minimum-size Gates</b> .....	303
<i>Hans Kristian Otnes Berge, Snorre Aunet</i>	
<b>Static Ultra Low Voltage CMOS Logic</b> .....	307
<i>Y. Berg</i>	
<b>Low-Power Subthreshold to Above Threshold Level Shifter in 90 nm Process</b> .....	311
<i>Amir Hasanbegovic, Snorre Aunet</i>	
<b>Measurement of a Timing Error Detection Latch Capable of Sub-threshold Operation</b> .....	315
<i>Matthew J. Turnquist, Erkkä Laulainen, Jani Makipaa, Mika Pulkkinen, Lauri Koskinen</i>	
<b>Author Index</b>	