2009 IEEE International SOC Conference

(SOCC 2009)

Belfast, Ireland 9 – 11 September 2009



IEEE Catalog Number: CFP09ASI-PRT

978-1-4244-4940-8

ISBN:

TABLE OF CONTENTS

Plenary Session

Keynote Presentation: The future of mobile broadband internet – powered by the semiconductor

industry

Hermann Eul, Member of the Management Board, Executive VP Sales.

Marketing, Technology and R&D, Infineon

Plenary Presentation: What are the Real Innovations that Fabless Companies should be

looking at?

James O'Riordan, Chief Technology Officer & VP Corporate Development,

Silicon & Software Systems Ltd.

Plenary Presentation: Toward Neocortical Computing with Tera-scale SOC

Liang-Gee Chen, Professor, Department of Electrical Engineering, National

Taiwan University

Session WA1: FPGA Design Methodologies

- WA1.1 9 INVITED PAPER A High-Level Compilation Toolchain for Heterogeneous Systems
 Wayne Luk, Jose Gabriel De Figueiredo Coutinho, Timothy John Todman, Yuet Ming Lam,
 William G. Osborne, Kong Woei Susanto, W.S. Wong, Imperial College London
- WA1.2 19 A Multi-Level Simulation Approach in a Simulink-Based Design Tool for FPGAs Maurizio Tranchero, Politecnico di Torino
- WA1.3 ***- Efficient Runtime Performance Monitoring of FPGA-based Applications,

 Joseph Lancaster, Jeremy Buhler, Roger Chamberlain, Washington University in St. Louis
- WA1.4 29 Soc Framework for FPGA: A Case Study of LTE Pusch Receiver, Suleyman Sirri Demirsoy and Kellie Marks, Altera Europe

Session WA2 - PLL and Clocks

WA2.1 35 - Performance Comparison of Two Low Power Wide Tuning Range VCOs in 90 nm CMOS

Saiyu Ren and Ray Siferd, Wright State University

WA2.2 39 - A 5.4GHZ Wide Tuning Range CMOS PLL using an Auto-Calibration Multiple-Pass Ring Oscillator

Ping Lu, Danfeng Chen, Junyan Ren, Fudan University, China

WA2.3 43 - A PVT-Insensitive Time-To-Digital Converter Using Fractional Difference Vernier Delay Lines

Nan Xing and Suhwan Kim, Seoul National University

WA2.4 47 - Hardware Implementation on PCB in Tandem with FPGA and Experimental Validation of a Novel True Random Binary Generator

Marta Blaszczyk and Richard Guinee, CIT

WA2.5 51 - Dual-Band CDR using a Half-Rate Linear Phase Detector

Chorng-Sii Hwang¹, Chun-Yung Cho², Chung-Chun Chen², Hen-Wai Tsao², ¹National Yunlin University of Science and Technology Department of Electrical Engineering, ²National Taiwan University Graduate Institute of Electronics Engineering

Session WA3 - Reconfigurable Architectures

- WA3.1 Local Invited Presentation/Tutorial
- WA3.2 57 A Novel High-Efficiency Partial-Parallel Comtext Modeling Architecture for EOCBT in JPEG2000

Xin Zhao, Ahmet Erdogan, Tughrul Arslan, University of Edinburgh

- WA3.3 61 Tuning Instruction Customisation for Reconfigurable System-on-Chip Chun Hok Ho¹, Wayne Luk¹, Jakub M. Szefer², Ruby B. Lee², Imperial College London, ²Princeton University
- WA3.4 65 Method for improving Performance in Online Routing of Reconfigurable Nano Architectures

Mahtab Niknahad, Michael Hübner, Jürgen Becker, University of Karlsruhe

Session WB1 - A/D Converters

- WB1.1 71 Low-Distortion Double-Sampling ΔΣ ADC Using a Direct-Charge-Transfer Adder Yan Wang and Gabor Temes, Oregon State University
- WB1.2 b#J CMOS Oversampling Ph-To-Digital Converter Chung-Yuan Chen, National Chi Nan University
- WB1.3 7) Design of a 1.8V 8-bit 1GSPS Cascaded-Folding CMOS A/D Converter Based on a Folder Averaging Technique

Dongheon Lee, Seunghun Kim, Jooho Hwang, Junho Moon, Minkyu Song, Dongguk University.

WB1.4 *** - A High Resolution Capacitance Deviation-To-Digital Converter utilizing Time Stretching

Manho Kim, Nan Xing, Dong-Yong Shin, Hyunjoong Lee, Suhwan Kim, Seoul National University

Session WB2 - Embedded Systems, Multi Core, and Embedded Memory

- WB2.1 ,) Adaptive Energy-Aware Latency-Constrained DVFS Policy for MPSoC Diego Puschini¹, Fabien Clermidy¹, Pascal Benoit², Gilles Sassatelli², Lionel Torres², ¹CEA, Leti, MINATEC, ²LIRMM, CNRS & University of Montpellier
- WB2.2 ", - A Configurable Length, Fused Multiply-Add Floating Point Unit for a VLIW Processor Vasilios Chouliaras¹, Konstantinos Manolopoulos², Dionysios Reisis^{2, 1}Department of Electronic and Electrical Engineering, Loughborough University, UK, ²Department of Physics, Electronics Laboratory, National and Kapodistrian University of Athens, Greece

WB2.3 9' - Heterogeneous Multi-Core Architectures with Dynamically Reconfigurable Processors for WIMAX Transmitter

Wei Han, Ying Yi, Xin Zhao, Mark Muir, Tughrul Arslan, Ahmet Erdogan, University of Edinburgh

WB2.4 -+- Asymmetrical Write-Assist for Single-Ended SRAM Operation

Jihi-Yu Lin, Ming-Hsien Tu, Ming-Chien Tsai, Shyh-Jye Jou, Ching-Te Chuang,

National Chiao Tung University

Session WB3 - Low-Power Circuits and Architectures

WB3.1 10' - Improving Operational Transconductance Amplifier (OTA) Gain-Bandwidth Tradeoff using Gate-Underlap MOSFETS

Abhinav Kranti and G. Alastair Armstrong, Queen's University Belfast

WB3.2 1\$+ - Design of a Complementary Folded-Cascode Operational Amplifier Björn Lipka¹, Ulrich Kleine¹, J. Christoph Scheytt², Klaus Schmal², Otto-von-Guericke Universität Magdeburg, ²IHP GmbH

WB3.3 11%- A 2.1-μW 0.3V-1.0V Wide Locking Range Multiphase DLL Using Self-Estimated SAR Algorithm

Yi-Ming Chang, National Chiao-Tung University

WB3.4 11) - High-Speed, Energy-Efficient 2-Cycle Multiply-Accumulate Architecture Tung Thanh Hoang, Magnus Sj¨alander, Per Larsson-Edefor, Chalmers University of Technology, Sweden

Embedded Tutorial T1: 4% - Designing Multi-Processor Systems-on-Chip
Christian Haubelt, University of Erlangen-Nuremberg, Germany

Embedded Tutorial T2: 48\$ - Microwave IC Design for Broadband Receivers

Liam Devlin, Director of RF Integration, Plextek

Session TA1 - Circuits for RF and Wireless

TA1.1 12%- 54-65 GHz Six Port Demodulator
Vincent Fusco, Chuang Wang, Queens University Belfast

TA1.2 12) - Ultra Wideband 32-67GHz Phase Shift Keyed Modulator Vincent Fusco, Chuang Wang, Queens University Belfast

TA1.3 1& - A Linearized Low-Voltage Oscillator-Mixer

Tero Koivisto and Esa Tiiliharju, University of Turku

TA1.4 13' - A Current Bleeding Mixer Based on Gilbert-cell Featuring LO Amplification Xuan Kai, K.F. Tsang, SW.C. Lee, W.C. Lee, City University of Hong Kong

Session TA2 - NoC Power and Data Flow Optimization

TA2.1 1' - - When does Network-on-Chip Bypassing Make Sense?

Simon J. Hollis and Chris Jackson, Department of Computer Science, University of Bristol

- TA2.2 14' Power Optimal Network-on-Chip Interconnect Design Vikas G, Joy Kuri, Kuruvilla Varghese, CEDT, IISc
- TA2.3 1(+- A Flow Regulator for On-Chip Communication

 Zhonghai Lu, Dimitris Brachos, Axel Jantsch, KTH The Royal Institute of Technology, Sweden
- **TA2.4 15%- High Throughput Architecture for CLICHÉ Network on Chip** *Mohamed Abd El Ghany*¹, *Magdy A El-Moursy*², *Mohamed Ismail*^{3, 1}Electronics Engineering
 Dept., German University in Cairo, Cairo, Egypt, ²Electronics Research Institute, Cairo, Egypt.
 Mentor Graphics Corporation, Cairo, Egypt, ³Electrical Engineering Dept., The Ohio State
 University, Columbus, USA. The RaMSiS Group, KTH, Sweden

Session TA3 - Design for Testability and Verification

- TA3.1 1) + A Low-Cost SOC Debug Platform based on On-Chip Test Architecture Kuen-Jong Lee¹, Si-Yuan Liang², Alan Su², ¹National Cheng Kung University, ²Global Unichip Corp.
- TA3.2 16%- Comparator Testing in a Flash A/D Converter Cristian Onete, NXP Semiconductors
- TA3.3 16) A Prototype Platform for System-On-Chip ADC Test and Measurement Brendan Mullane Vincent O'Brien Ciaran MacNamee, Thomas Fleischmann University of Limerick.
- TA3.4 1*- Fully Digital Power Supply Noise Thermometer

 Mariagrazia Graziano and Marco Diego Vittori, Politecnico di Torino

Poster Session

Chair: Andrew Marshall, Texas Instruments Co-Chair: Tughrul Arslan, University of Edinburgh

Analog and Mixed Signals

- P1 17) A 2.7Gbps & 1.62Gbps Dual-Mode Clock and Data Recovery for DisplayPort in
 0.18μm CMOS
 Seungwon Lee, Tae-Ho Kim, Jae-Wook Lee, Jin-Ku Kang, Inha University, Republic of Korea
- P2 1+- A Novel Low Power, Variable resolution Pipelined Analog to Digital Converter

 Mahesh Kumar Adimulam¹, Sreehari Veeramachaneni¹, M.B. Srinivas²,

 ¹International Institute of Information Technology Hyderabad, ²Bits-Pilani, Hyderabad Campus
- P3 ASub-1-V, Field Programmable CMOS Voltage Reference with Multiple Outputs

 Arsh Josan, Karan Kumar, C.M. Markan, Dayalbagh Educational Institute
- P4 1, ' Correlating Op-AMP Circuit Noise With Device Flicker (1/f) Noise for Analog Design Applications

 Purushothaman Srinivasan and Andrew Marshall. Texas Instruments
- P5 """b#J- Indirect Current Feedback Instrumentation Amplifier Using Folded-Cascode Amplifier-Regulated MOS Transconductor for Current Sensing Fuding Ge, Intel Corp.

RF and Wireless

- P6 1, + Experimental Analysis of Substrate Isolation Techniques for RF-SOC Integration Marc Molina, Xavier Aragones, Jose Luis Gonzalez, Universitat Politecnica de Catalunya
- P7 % %- High-Purity 56-66GHz Quadrupler for V-Band Radio Homodyne and Heterodyne Transceiver Applications

 Vincent Fusco, Chuang Wang, Queens University Belfast

Embedded Systems, Multi Core, and Embedded Memory

98 % (- An Instruction Set Architecture Independent Design Method For Embedded OFDM-Based Software Defined Transmitter

Jui-Chieh Lin¹, Min-Jung Fan-Chiang¹, Minja Hsieh¹, Chu Yu², Sao-Jie Chen¹, Yu Hen Hu³,

1 National Taiwan University, 2 National ILan University, 3 University of Wisconsin-Madison

- P9 %, JavaFlow a Java DataFlow Machine

 Robert Ascott and Earl Swartzlander Jr., University of Texas, Austin, TX
- P10 2\$&- Performance Analysis of Compressed Instruction Sets on Workloads Targeted at Mobile Internet Devices

 Chander Sudanthi, Mrinmoy Ghosh, Kevin Welton, Nigel Paver, ARM Inc.

Low Power

- P11 ""b#J!'A Parallel-Segmented Architecture for Low Power Content-Addressable Memory
 Ka Fai Ng, Kenneth Hsu, Dhireesha Kudithipudi, Rochester Institute of Technology
- P12 2\$* Improved Write Margin 6T-SRAM for Low Power Applications

 Farshad Moradi¹, Dag T. Wisland¹, Hamid Mahmoodi²,

 ¹University of Oslo, ²San Francisco State University
- P13 2% Low-Power Multiplier Design with Row and Column Bypassing Jin-Tai Yan and Zhi-Wei Chen, Chung-Hua University

Verification

P14 2% - FPGA-based Verification Methodology of SOC-type CMOS Image Signal Processor YounSun Kim, HongSik Kim, SungHo Kang, Yonsei University

Audio and Video Processing

- P15 2% A Speech Recognition SoC Based on ARM7-TDMI Core and a MSAC Co-processor Hui Geng¹, Weiqian Liang¹, Ming Dong^{2, 1}Tsinghua University, ²Beijing Lingshengxin Company
- P16 2&&- Support Vector Machine FPGA Implementation for Video Shot Boundary Detection Application

Chun F.Hsu, Mong-Kai Ku, Li-Yen Liu, Dept. of CSIE in National Taiwan University

Network on Chip and Interconnect

P17 2&* - Adaptive Admission Control on the Spinnaker MPSOC Shufan Yang, Steve Furber, Luis Plana, University of Manchester

P18 2' \$ - Comparative Reliability Analysis between AMBA and Network-on-Chip: An MPEG-2 Case Study

Rishad Ahmed Shafik and Bashir M. Al-Hashimi, School of ECS, University of Southampton

P19 2' (- Generic Routing Rules and a Scalable Access Enhancement for the Network-on-Chip RECONNECT

Alexander Fell¹, Prasenjit Biswas¹, Jugantor Chetia¹, S.K. Nandy¹, Ranjani Narayan², ¹Indian Institute of Science, ²Morphing Machines

- P20 2', Non-overlapping Transition Encoding for Global On-chip Interconnect Xiaofei Guo, Shunting Lin, Wael Refai, Garrett S. Rose,
 Polytechnic Institute of New York University
- P21 2(&- Smart-Flooding: A Novel Scheme for Fault-Tolerant NoCs
 Azeez Sanusi and Magdy Bayoumi, University of Louisiana at Lafayette

System Level Design Methodology

- **P22 2(* Modelling Control Systems in SystemC AMS -- Benefits and Limitations** *Philipp A. Hartmann*¹, *Philipp Reinkemeier*², *Achim Rettberg*², *Wolfgang Nebel*¹,

 ¹OFFIS Institute, ²Carl v. Ossietzky University of Oldenburg
- 2) \$ Scalable and Low Power LDPC Decoder Design Using High Level Algorithmic Synthesis

Yang Sun¹, Tai Ly², Joseph Cavallaro^{1, 1}Rice University, ²Synfora Inc

Reconfigurable and Programmable Circuits and Systems, FPGAs

P24 2) (- A Versatile Fading Simulator for On-Chip Verification of MIMO Communication Systems

Saeed Fouladi Fard¹, Amirhossein Alimohammad², Bruce Cockburn¹, Christian Schlegel¹, ¹University of Alberta, ²Ukalta Engineering

- P25 ""b#J- Architecture for Motion Detection of Vehicles on Transit Roads Based on FPGA

 Abel Silva-Filho¹ and Gilliano Menezes^{2, 1}UFPE. ²UPE
- P26 2), Low Power Cell-Based Reconfigurable RS Processor
 Ahmed O. El-Rayis, Xin Zhao, Tughrul Arslan, Ahmet T Erdogan, University of Edinburgh
- P27 """b#J- Modern FPGA Based Real-Time SOC Correlator Architectures and their Application in Photon Correlation Spectroscopy,

Christian Jakob¹, Andreas Schwarzbacher¹, Bernhard Hoppe², Rainer Peters³, DIT Dublin, Ireland, ²University of Applied Science Darmstadt, Germany, ³R&D AIV GmbH, Langen, Germany

P28 2* &- Neuro Inspired Reconfigurable Architecture for Hardware/Software Co-Design *Arfan Ghani*¹, *Liam J McDaid*¹, *Ammar Belatreche*¹, *Waqar Ahmed*²

¹University of Ulster, ²Endace, New Zealand

NEMS/MEMS Devices

P29 2** - Capacitance Change Estimation for an Immunosensor Chip

Ryoko Hayashi¹ and Vijay Jain²,

¹Kanazawa Institute of Technology, ²University of South Florida

P30 2+\$ - RF-MEMS Resonator Design for Parameter Characterization

Ambarish Roy¹, Bradley Barber², Kanti Prasad¹, ¹University of Massachusetts, Lowell, MA, USA, ²Skyworks Solutions, Inc., Woburn, MA, USA

Session TB1 - Analog Circuit Techniques

- **TB1.1 &++ INVITED PAPER A Holistic Design Approach for Systems-on-Chip**Franz Dielacher¹, Christian Vogel², Peter Singerl¹, Stefan Mendel², Andreas Wiesbauer¹,

 Infineon Technologies Austria, ²Graz University of Technology
- TB1.2 & ' Clocked Semi-Floating-Gate Ultra Low-Voltage Inverting Current Mirror Yngvar Berg and Omid Mirmotahari, University of Oslo
- TB1.3 & + Temperature Behavior of Combination Selection Based Mismatch Calibration with 65 nm CMOS Technology

 Joona Marku, Jonne Poikonen, Ari Paasio, University of Turku
- TB1.4 & %- Clocked Semi-Floating-Gate Ultra Low-Voltage Symmetric and Bidirectional Current Mirror

Yngvar Berg and Omid Mirmotahari, University of Oslo

Session TB2 - System Level Design for Manufacturing

- **TB2.1** &- + Generic Integer Linear Programming Formulation for 3D IC Partitioning *Iris Hui-Ru Jiang*, National Chiao Tung University
- TB2.2 3\$%- SPICE versus STA Tools Challenges and Tips for Better Correlation Tariq EL Motassadeq¹, Vijay Sarathi¹, Syed Thameem¹, Mohamed Nijam², ¹Dubai Circuit Design, ²Synopsys
- TB2.3 3\$) OAL: An Obstacle-Aware Legalization in Standard Cell Placement with Displacement Minimization

 Tsung-Yi Ho and Sheng Chou, National Cheng Kung University
- **TB2.4 3\$- Automatic Debugging of System-on-a-Chip Designs**Frank Rogin¹, Rolf Drechsler², Steffen Rülke¹,

 ¹Fraunhofer Institute for Integrated Circuits, Design Automation Division, Germany,

²Group for Computer Architecture of University of Bremen, Germany

TB2.5 3% - Enhancement of Grid-based Spatially-Correlated Variability Modeling for Improving SSTA Accuracy

Shinyu Ninomiya and Masanori Hashimoto, Osaka University

Session TB3 - Data Processing Architectures

- TB3.1 Local Invited Presentation/Tutorial
- TB3.2 3% A Reconfigurable Co-processor for GMM-Based Classifier

Wei Wang¹ and Weigian Liang²,

¹Institute of Microelectronics, Tsinghua University,

²Department of Electronic Engineering, Tsinghua University

TB3.3 3& - NFA Decomposition and Multiprocessing Architecture for Parallel Regular Expression Processing

Yongping Liu, Sakir Sezer, John McCanny, Queen's University Belfast

- TB3.4 3&+ DDR3 Based Lookup Circuit for High-Performance Network Processing Xin Yang, Sakir Sezer, John McCanny, Dwayne Burns, Queen's University Belfast
- Embedded Tutorial F1: 48%- Design in the Nano-scale Era: Low-Power, Reliability, and Error Resiliency

Dr. Kaushik Roy, Roscoe H. George Professor of ECE, Purdue University

Embedded Tutorial F2: 4&& - Introduction to the SystemC AMS DRAFT standard

Karsten Einwich¹, Christoph Grimm², Martin Barnasconi³, Alain Vachoux⁴,

¹Fraunhofer IIS/EAS Dresden, ²Vienna University of Technology, ³NXP

Semiconductors, ⁴Ecole Polytechnique Fédérale de Lausanne

Session FA1 - Low-Power Design Methodologies and IP Cores

FA1.1 3' ' - Removal-Cost Method: An Efficient Voltage Selection Algorithm for Multi-Core Platforms under PVT

Sohaib Majzoub¹, Resve Saleh¹, Steve Wilton¹, Rabab Ward², ¹SoC Lab, University of British Columbia, ²DIP Lab, University of British Columbia

- FA1.2 3' + Fast Dynamic Power Estimation Considering Glitch Filtering

 Lei Wang¹, Markus Olbrich¹, Thomas Büchner², Markus Bühler³, Erich Barke¹,

 Institute of Microelectronic Systems, Leibniz University of Hannover,

 IBM Böblinge Development Laboratoryn, IBM Böblingen Development Laboratory
- FA1.3 3(%- Variation Aware Low Power Buffered Interconnect Design
 Ashok Narasimhan and Ramalingam Sridhar, University at Buffalo (SUNY), Buffalo, NY
- FA1.4 3() A Low-power Pairing-based Cryptographic Accelerator for Embedded Security Applications

Tom English¹, Maurice Keller², Ka Lok Man³, Emanuel Popovici⁴, Michel Schellekens³, William Marnane², ¹Dept of Microelectronic Engineering, University College Cork, Ireland, ²Dept of Electrical Engineering, University College Cork, Ireland, ³Centre for Efficiency-Oriented Languages, University College Cork, Ireland, ⁴Dept of Microelectronics, University College Cork, Ireland

Session FA2 - NoC Design Tools and Digital Signal Processing

FA2.1 3) %- An Adaptive Congestion-Aware Routing Algorithm for Mesh Network-on-Chip Platform

Po-Tsang Huang and Wei Hwang, Institute of Electronics, National Chiao-Tung University

- **FA2.2** 3)) A Floorplan-aware Interactive Tool Flow for NoC Design and Synthesis Mohammad Reza Kakoee¹, Federico Angiolini², Srinivasan Murali², Antonio Pullini², Ciprian Seiculescu³, Luca Benini¹,

 ¹University of Bologna, Italy, ²iNoCs, Lausanne, Switzerland, ³EPFL, Lausanne, Switzerland
- FA2.3 3) - A Radix 2^2 Based Parallel Pipeline FFT Processor for MB-OFDM UWB System

 Nuo Li and Nick Van der Meijs, Delft University of Technology
- FA2.4 3*' ASIC Evaluation of ECHO Hash Function

 Liang Lu¹, Maire O'Neill¹, Earl Swartzlander²,

 ¹Queen's University Belfast, ²University of Texas at Austin

Session FB1 - System Level Architecture Exploration

FB1.1 3*- - A DSL for the SegBus Platform

Moazzam Fareed Niazi¹, Khalid Latif¹, Tiberiu Seceleanu², Hannu Tenhunen¹, ¹University of Turku, ²ABB Corporate Research

FB1.2 3+) - Accurate Power Estimation of Hardware Co-Processors using System Level Simulation

Sumit Ahuja¹, Deepak Mathaikutty², Avinash Lakshminarayan¹, Sandeep Shukla¹, ¹Virginia Tech, ²Intel Inc.

FB1.3 '+- - Generating Interacting Synchronous and Asynchronous Designs from Simulink Descriptions

Maurizio Tranchero and Leonardo Reyneri, Politecnico di Torino

FB1.4 ',' - Tuning SoCs using the Dynamic Critical Path

Hari Kannan¹, Mihai Budiu², John Davis², Girish Venkataramani³, ¹Stanford University, ²Microsoft Research, ³Mathworks

FB1.5 ',, - High Path-Count Multirate Rayleigh Fading Channel Simulator With Time-Multiplexed Datapath

Saeed Fouladi Fard¹, Amirhossein Alimohammad², Bruce Cockburn¹, Christian Schlegel¹, ¹University of Alberta, ²Ukalta Engineering

Session FB2 - Imaging and Video Processing

FB2.1 '-) - High-performance Architecture of H.264 Integer-pixel Motion Estimation IP for Real-time 1080HD Video CODEC

Hoyoung Chang, Soojin Kim, Seonyoung Lee, Kyeongsoon Cho, Hankuk University of Foreign Studies

FB2.2 '--- FPGA-Based SoC for Transcoding H264/AVC-SVC with Low Latency and High Bitrate Entropy Coding

Michael Guarisco¹, Hassan Rabah¹, Yves Berviller¹, Serge Weber¹, Said Belkouch², ¹LIEN, ²ENSA

FB2.3 4\$' - Memory Efficient Programmable Processor for Bitstream Processing and Entropy Decoding of Multiple-Standard High-Bitrate HDTV Video Bitstreams

Norman Nolte¹, Sören Moch², Markus Kock², Peter Pirsch^{1, 1}Institute of Microelectronic Systems, Leibniz Universität Hannover, Germany, ²videantis GmbH, Hannover, Gemany

FB2.4 4\$, - Pixel-Parallel SPIHT for Frame Memory Compression

Yongseok Jin and Hyuk-Jae Lee, Inter-University Semiconductor Research Center, Department of Electrical Engineering and Computer Science, Seoul National University

FB2.5 4%- System-on-System (SoS) Architecture for 3-D Secure Imaging
Sang-Jin Lee, Kyung-Chang Park, Yeon-Ho Kim, Yun-Ki Hong, Younggap You, Kyung-Rok
Cho, Tae Won Cho, Kamran Eshraghian, World Class University (WCU) Program,
College of Electronics and Information Engineering, Chungbuk National University