

2008 IEEE Silicon Nanoelectronics Workshop

(SNW 2008)

**Honolulu, Hawaii, USA
15 – 16 June 2008**



**IEEE Catalog Number: CFP08SNW-PRT
ISBN: 978-1-4244-2071-1**

TABLE OF CONTENTS

SESSION 1: MOSFETS

Alternative Channel Materials for MOS Devices	1
<i>M. Heyns, C. Adelman, G. Brammertz, D. Brunco, M. Caymax, B. De Jaeger, A. Delabie, G. Eneman, M. Houssa, D. Lin, K. Martens, C. Merckling, M. Meuris, J. Mittard, J. Penaud, G. Pourtois, M. Scarrozza, E. Simoen, S. Sioncke, W. Wang</i>	
High Electron Mobility Enhancement on (110) Surface Due to Uniaxial Strain and its Impact on Short Channel Device Performance of SOI FinFETs	3
<i>T. Irisawa, K. Okano, T. Horiuchi, H. Itokawa, I. Mizushima, K. Usuda, T. Tezuka, N. Sugiyama, S. Takagi</i>	
Low-voltage Green Transistor Using Hetero-Tunneling	5
<i>A. Bowonder, P. Patel, K. Jeon, J. Oh, P. Majhi, H. Tseng, C. Hu</i>	
Electron Mean-Free-Path Experimental Extraction on Ultra-thin and Ultra-short Strained and Unstrained FDSOI n-MOSFETs	7
<i>V. Barral, T. Poiroux, S. Barraud, O. Bonno, F. Andrieu, C. Buj-Dufournet, L. Brevard, D. Lafond, O. Faynot, D. Munteanu, J. L. Autran, S. Deleonibus</i>	
Characteristic Modulation of Silicon MOSFETs and Single Electron Transistors with a Movable Gate Electrode	9
<i>J. S. Park, T. Saraya, K. Miyaji, K. Shimizu, A. Higo, K. Takahashi, Y. H. Yi, H. Toshiyoshi, T. Hiramoto</i>	
In_{0.75}Ga_{0.25}As Channel III-V MOSFETs with Leading Performance Metrics	11
<i>R. J. W. Hill, D. A. J. Moran, X. Li, H. Zhou, D. S. Macintyre, S. Thoms, A. Asenov, I. G. Thayne, R. Droopad, K. Rajagopalan, P. Fejes, M. Passlack</i>	
First-principles Study on Inversion Layer Properties of Double-Gate Atomically Thin Silicon Channel	13
<i>H. Kageshima, A. Fujiwara</i>	
Mobility Modeling of Strained Germanium (s-Ge) Quantum Well (QW) Heterostructure pMOSFETs	15
<i>T. Krishnamohan, A. Pham, C. Jungemann, B. Meinerzhagen, K. C. Saraswat</i>	
Hole Mobility Enhancement by [110] Uniaxial Compressive Strain in (110) Oriented Ultra-thin Body pFETs with SOI Thickness of Less than 4 nm	17
<i>K. Shimizu, T. Hiramoto</i>	
Tri-gate Bulk MOSFET Design for Improved Robustness to Random Dopant Fluctuations	19
<i>C. Shin, A. Carlson, X. Sun, K. Jeon, T. K. Liu</i>	
Impact of Atomic Oxide Roughness and Local Gate Depletion on V_{th} Variation in MOSFETs	21
<i>A. T. Putra, T. Tsunomura, A. Nishida, S. Kamohara, K. Takeuchi, T. Hiramoto</i>	
Three-dimensional Super-chip Integration Technology Using Self-assembled Technique	23
<i>M. Koyanagi, T. Fukushima, T. Tanaka</i>	

SESSION 2: SETS AND QDS

A Comprehensive Study of Single-electron Effects in Multiple-gate MOSFETs	25
<i>W. Lee, P. Su</i>	
Observation of Quantum Level Spectrum for Silicon Double Single-Electron Transistors	27
<i>Y. Kawata, T. Yamaguchi, K. Ishibashi, Y. Tsuchiya, S. Oda, H. Mizuta</i>	
Spin-dependent Transport in Silicon/silicon-germanium Quantum Dots	29
<i>M. A. Eriksson</i>	
Full Adder Operation Based on Si Nanodot Array Device	30
<i>T. Kaizawa, M. Arita, A. Fujiwara, K. Yamazaki, Y. Ono, H. Inokawa, Y. Takahashi</i>	
Single Shot Measurements in Silicon Single Electron Transistors	32
<i>T. Ferrus, D. A. Williams, D. G. Hasko, L. Creswell, R. J. Collier, A. Lam, Q. R. Morrissey, S. R. Burge, M. J. French, G. A. D. Briggs</i>	
Electron Transport through Silicon Multiple Quantum Dot Array Devices	34
<i>G. Yamahata, Y. Tsuchiya, H. Mizuta, S. Oda</i>	
Axially-doped n⁺p⁺n⁺ and p⁺n⁺p⁺ Silicon Nanowires: Vapor-liquid-solid Growth and Field Effect Transistor Characterization	36
<i>T. Mayer, T. Ho, Y. Wang, A. Vallett, S. Dilts, P. Nimmatouri, B. Liu, S. Mohny, J. Redwing</i>	

SESSION 3: NANOWIRES

Experimental Study on Silicon Nanowire nMOSFET and Single-electron Transistor at Room Temperature Under Uniaxial Tensile Strain	37
<i>Y. Jeong, K. Miyaji, T. Hiramoto</i>	
Characterization of a Single Resonant Charge in a Silicon Nanowire Device	39
<i>M. Pierre, X. Jehl, M. Sanquer, M. Vinet, G. Molas, S. Deleonibus</i>	
Study of Low Frequency Noise Behavior in Silicon Nanowire Transistors Fabricated with Top-to-Down Approach	41
<i>J. Zhuge, R. Huang, R. Wang, L. Zhang, D. W. Kim, D. Park, Y. Wang</i>	
Flicker Noise in N-type and P-type Silicon Nanowire Transistors	43
<i>S. Yang, Y. Son, S. D. Suk, D. Kim, D. Park, K. Oh, H. Shin</i>	
Three-dimensional Quantum Simulation of Silicon Nanowires	45
<i>A. Schenk, M. Luisier</i>	
3D NEGF Simulation of 'Ab Initio' Scattering from Discrete Dopants in the Source and Drain of a Nanowire Transistor	47
<i>N. Seoane, A. Martinez, A. R. Brown, J. R. Barker, A. Asenov</i>	
Control of Single Dopants in the Electron Conduction Path in SOI Doped-nanowire FETs	49
<i>D. Moraru, D. Nagata, K. Yokoi, K. Ebisawa, M. Tabe</i>	
Transport Through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)	51
<i>B. H. Hong, Y. C. Jung, S. W. Hwang, K. H. Cho, K. H. Yeo, Y. Y. Yeoh, S. D. Suk, M. Li, D. W. Kim, D. Park, K. S. Oh, W. S. Lee</i>	
Dynamics of Single-electron Capture in Si Nanowire MOFETs	53
<i>A. Fujiwara, S. Miyamoto, K. Nishiguchi, Y. Ono, N. M. Zimmerman</i>	

SESSION 4: NOVEL STRUCTURES, MATERIALS, AND PROCESSING

Atomistic Study of Phonon States in Hydrogen-terminated Si Ultra-thin Films	55
<i>S. Sawai, S. Uno, M. Okamoto, Y. Tsuchiya, S. Oda, H. Mizuta</i>	
Phonon Engineered Silicon- Diamond Nanoscale Heterostructure with Enhanced Carrier Mobility	57
<i>D. L. Nika, E. P. Pokatilov, A. A. Balandin</i>	
Enhancement of Light Absorption by Au L/S Grating for Thin SOI Photodetector	59
<i>H. Satoh, H. Inokawa</i>	

SESSION 5: MEMORIES

An Experimental Study of TiN Gate FinFET SRAM with (111)-Oriented Sidewall Channels	61
<i>Y. X. Liu, T. Hayashida, T. Matsukawa, K. Endo, S. O'Uchi, K. Sakamoto, M. Masahara, K. Ishii, J. Tsukada, Y. Ishikawa, H. Yamauchi, A. Ogura, E. Suzuki</i>	
A Capacitor-less 1T-DRAM Cell with Vertical Surrounding Gates Using Gate-induced Drain-leakage (GIDL) Current	63
<i>H. K. Chung, H. Jeong, Y. S. Lee, J. Y. Song, J. P. Kim, S. W. Kim, J. H. Park, J. D. Lee, H. Shin, B. Park</i>	
Ultra-low Current Resistive Memory Based on Cu-SiO₂	65
<i>C. Schindler, M. Weides, M. N. Kozicki, R. Waser</i>	
Switching Properties of Electromechanically Bistable and Multistable Bridges for Nonvolatile Memory Applications	67
<i>Y. Tsuchiya, S. Matsuda, T. Nagami, S. Saito, T. Arai, T. Shimada, S. Oda, H. Mizuta</i>	
Transient Response Analysis of Programming/Readout Characteristics for NEMS Memory	69
<i>T. Nagami, S. Matsuda, Y. Tsuchiya, S. Saito, T. Arai, T. Shimada, H. Mizuta, S. Oda</i>	

POSTER SESSION 1

Bias-dependent Source Injection Resistance of Modified Schottky Barrier MOSFET	71
<i>B. Tsui, C. Lu, H. Liu</i>	
Temperature Dependence of Effective Channel Length, Source/Drain Resistance, and Electron Mobility in Sub-50 nm MOSFETs	73
<i>J. Kim, J. Lee, Y. Yun, B. Park, J. D. Lee, H. Shin</i>	
White Noise Characteristics of Nanoscale MOSFETs in All Operating Regions	75
<i>J. Jeon, B. Park, J. D. Lee, H. Shin</i>	

Gate All Around (GAA) Strained-Silicon-On-Nothing (SSON) MOSFETs and Evaluation of their Strain by Nano-beam Diffraction (NBD)	77
<i>K. Usuda, S. Nakaharai, T. Irisawa, Y. Moriyama, N. Hirashita, T. Tezuka, Y. Yamashita, N. Taoka, O. Kiso, T. Yamamoto, N. Sugiya, S. Takagi</i>	
An Accurate Statistical Analysis of Random Dopant Induced Variability in 140,000 13nm MOSFETs	79
<i>D. Reid, C. Millar, S. Roy, G. Roy, R. Sinnott, Gordon Stewart, Graeme Stewart, A. Asenov</i>	
MultiGate SOI MOSFETs: Accumulation-mode vs. Enhancement-mode	81
<i>A. Afzalian, D. Lederer, C. W. Lee, R. Yan, W. Xiong, C. R. Cleavelin, J. P. Colinge</i>	
Impact of Scaling on Electrostatics of Germanium-channel MOSFET- Analytical Study	83
<i>E. Batail, S. Monfray, A. Pouydebasque, G. Ghibaudo, T. Skotnicki</i>	
Theoretical Investigation and Analytical Modelling of Metal Insulator Metal Gate Controlled Tunnelling Transistor	85
<i>M. Ferrier, D. Zhang, P. Griffin, R. Clerc, S. Monfray, T. Skotnicki, Y. Nishi</i>	
Full 3-D Simulation of Gate Line Edge Roughness Impact on Sub-30nm FinFETs	87
<i>S. Yu, Y. Zhao, Y. Song, G. Du, J. Kang, R. Han, X. Liu</i>	
New Observation of an Abnormal Leakage Current in Advanced CMOS Devices with Short Channel Lengths Down to 50nm and Beyond	89
<i>E. R. Hsieh, S. S. Chung, Y. H. Lin, C. H. Tsai, P. W. Liu, C. T. Tsai, G. H. Ma, S. C. Chien, S. W. Sun</i>	
Extraction of RF Parameters in Planar Channel MOSFETs Through RF Device Modeling	91
<i>J. Lee, S. Cho, G. Jo, Y. Kim, I. Son, J. Lee</i>	
Finger Number and Width Variation Effect of Nano-scale Strained NMOS Device with and without Protection Diode	93
<i>S. Cho, G. Jo, Y. Kim, I. Son, H. Kwon, J. Lee</i>	
Quantum Simulation Study of Dual-Material Double Gate (DMDG) MOSFET: NEGF Approach	95
<i>Z. Arefinia, A. A. Oruji</i>	
Cryogenic MOSFET Kink Effect Abatement	97
<i>A. A. Prager, H. C. George, A. O. Orlov, G. L. Snider</i>	
Asymmetric Gate Capacitance and High Frequency Characteristic Fluctuations in 16 nm Bulk MOSFETs Due to Random Distribution of Discret Dopants	99
<i>Y. Li, C. Hwang, T. Yeh</i>	
Compact Modeling of Surrounding-gate MOSFETs with Doped Channel in Subthreshold Region	101
<i>B. Choi, M. Jeong, H. Kwon, J. Lee</i>	
Theoretical Evaluation of Performance in Biaxially-strained GaAs and In_{0.75}Ga_{0.25}As NMOS DGFETs	103
<i>D. Kim, T. Krishnamohan, K. C. Saraswat</i>	
High Performance Schottky Barrier MOSFETs with Workfunction Engineering	105
<i>M. Jang, Y. Kim, M. Jun, C. Choi</i>	
A Computational Study of Dopant-segregated Schottky Barrier MOSFETs	107
<i>L. Zeng, Y. N. Zhao, Y. H. He, X. Y. Liu, G. Du, J. F. Kang, R. Q. Han</i>	
An N-type Silicon Nanowire Dot Based Single-electron Transistor	109
<i>S. Huang, M. Shimizu, N. Fukata, T. Sekiguchi, T. Yamaguchi, K. Ishibashi</i>	
Is it Possible to Avoid Uncontrolled Multiple Tunnel Junctions Induced by Random Dopants in Heavily-doped Silicon Single-electron Transistors?	111
<i>M. Manoharan, Y. Tsuchiya, S. Oda, H. Mizuta</i>	
P-type Si Nanocrystal Thin-film Transistor	113
<i>X. Zhou, M. A. Rafiq, H. Mizuta, S. Oda</i>	
Fabrication and Improved Characteristics of Self-aligned Dual-gate Single-electron Transistors	115
<i>D. Lee, S. Kang, K. Kang, J. Lee, H. Yang, J. H. Lee, S. H. Park, J. H. Lee, J. Lee, H. Shin, B. Park</i>	
Si Bicrystal Single-electron FETs	117
<i>Y. Kasai, T. Ishino, D. Moraru, R. Nuryadi, H. Ikeda, M. Tabe</i>	
Multi-peak Negative Differential Resistance Arising from Tunneling Current through Few Germanium Quantum Dots	119
<i>W. T. Lai, G. H. Chen, D. M. T. Kuo, P. W. Li</i>	
Anomalous Suppression of Single-electron Tunnelling Observed for Si Nanobridge Transistors with a Suspended Quantum Dot Cavity	121
<i>J. Ogi, M. Manoharan, Y. Tsuchiya, S. Oda, H. Mizuta</i>	
Room Temperature Behavior of Poly-silicon Quantum Dot Single Electron Transistors	123
<i>K. Kang, H. S. Yang, J. Lee, J. Yun, J. H. Lee, D. Lee, S. H. Park, J. D. Lee, B. Park</i>	
Controlled Polarisation and Excitation of Silicon on Insulator Isolated Double Quantum Dots with Remote Charge Sensing	125
<i>M. G. Tanner, G. Podd, D. A. Williams</i>	

Si Based Single-electron Transistor with Ultra-thin Oxide Tunnel Barriers Fabricated Using Controlled CMP	127
<i>V. Joshi, A. O. Orlov, G. L. Snider</i>	
A Neuromorphic Circuit for Motion Detection with Single-electron Devices Based on Correlation Neural Networks	129
<i>A. K. Kikombo, T. Asai, Y. Amemiya</i>	
Design Optimization of NEMS Switches for Single-electron Logic Applications	131
<i>B. Pruvost, H. Mizuta, S. Oda</i>	
A Resistive Switch Device Based on SbTeN Chalcogenide Film	133
<i>Y. S. Park, S. Lee, S. Yoon, S. W. Jung, B. G. Yu</i>	
Memory Characteristics of Ge_{1-x}Si_x/Si Hetero-nanocrystals in Metal-Oxide-Semiconductor Structures	135
<i>Y. Shi, J. Lu, Z. Zuo, Y. B. Chen, L. Pu, Y. D. Zheng</i>	
Multiple Data Storage of URAM (Unified-RAM) with Multi Dual Cell (MDC) Method	137
<i>D. Bae, B. Gu, S. Ryu, Y. Choi</i>	
Program-Erase Characteristics of Twin Poly-Si Thin Film Transistors EEPROM with Tri-gate Nanowires Structure	139
<i>Y. Wu, P. Su, C. Chang, M. Hung</i>	

POSTER SESSION 2

Size Dependence of Surface-roughness-limited Mobility in Silicon Nanowire FETs	141
<i>S. Poli, M. G. Pala, T. Poiroux, S. Deleonibus</i>	
Boosting the On-current of Silicon Nanowire Tunnel-FETs	143
<i>A. S. Verhulst, W. G. Vandenberghe, S. De Gendt, K. Maex, G. Groeseneken</i>	
Electrical Characteristics of the Back-gated Bottom-up Silicon Nanowire Field Effect Transistor	145
<i>D. Kim, Y. Jung, M. Park, B. Kim, S. Hong, M. Choi, M. Kang, Y. Yu, D. Whang, S. Hwang</i>	
Controlled Ge Nanowires Growth on Patterned Au Catalyst Substrate	147
<i>C. B. Li, K. Usami, H. Mizuta, S. Oda</i>	
Tri-gate Poly-Si Thin-film Transistor with Nanowire Channels	149
<i>H. Hsu, H. Lin, T. Huang</i>	
Performance of Dual-Channel Gate-All Around Polysilicon Nanowire Thin-film Transistor	151
<i>P. Huang, T. Sheu, C. Chen, L. Chen, J. Sheu</i>	
A Compact Model of Fully-depleted Surrounding-gate (SG) MOSFETs with a Doped Body	153
<i>N. Cho, Y. Yu, S. Hwang</i>	
Band Structure Calculations of Ge-Si Core-shell Nanowires	155
<i>Y. He, C. Fan, Y. N. Zhao, J. Kang, X. Y. Liu, R. Han</i>	
Enhanced Solar-light Transmission by Broadband Anti-reflective Structure with Mesoporous Silica of Low Refractive Index	157
<i>C. Wang, J. Shieh, S. Wu, W. Yu, H. Kuo, S. Liu, Y. Lai, K. Hsiang, Y. Chen</i>	
A Novel Nanowire Array Structure for Photocurrent Enhancement in Amorphous Silicon Solar Cell	159
<i>C. Liu, T. Huang, T. Chen, Z. Pei, S. Chang, R. Ho, M. Ho, Y. Chen, C. Chen</i>	
Extremely High Thermal Conductivity of Graphene: Prospects for Thermal Management Applications in Silicon Nanoelectronics	161
<i>A. A. Balandin, S. Ghosh, D. Teweldebrhan, I. Calizo, W. Bao, F. Miao, C. N. Lau</i>	
Improvement of Thermal Stability and Reduction of Schottky Barrier Height of Ni Germanide Utilizing Ni-Pt(1%) Alloy on Ge-on-Si Substrate	163
<i>Y. Zhang, J. Oh, I. Han, Z. Zhong, S. Li, S. Jung, K. Park, H. Shin, W. Choi, G. Lee, J. Wang, P. Majhi, H. Tseng, H. Lee</i>	
Long-wave Infrared Detection Using Dipole Antenna-coupled Metal-oxide-metal Diodes	165
<i>J. Bean, B. Tiwari, G. H. Bernstein, P. Fay, W. Porod</i>	
Investigation of Resistive Probes with High Sensitivity	167
<i>S. W. Kim, J. Y. Song, J. P. Kim, W. Y. Choi, H. K. Chung, J. H. Park, H. Ko, H. Park, C. Park, S. Hong, S. Choa, J. D. Lee, H. Shin, B. Park</i>	
Numerical Simulation of on Thermal Nanoimprint Lithography (NIL) Process	169
<i>B. Cho, S. Park, T. Won</i>	
Atomistic Modeling on Carbon Co-implant with Silicon Pre-amorphization Implant Technique	171
<i>S. Park, B. Cho, T. Won</i>	
A CMOS Continuous-time Gm-C Filter and Programmable Gain Amplifier for WPAN Receivers	173
<i>Y. Moon, D. Kim, T. Hwang, Y. Park, K. Won</i>	
Pseudospintronics in Doped Electron-hole Silicon Bilayer Devices	175
<i>M. J. Gilbert</i>	

Gated Twin-bit (GTB) Nonvolatile Memory Device and its Operation	177
<i>S. Cho, I. H. Park, J. H. Lee, J. Yun, D. Kim, G. S. Lee, H. Shin, J. D. Lee, B. Park</i>	
Design and Simulation of Folded Split Gate SONOS Memory	179
<i>S. H. Park, I. H. Park, J. H. Lee, J. Yun, J. D. Lee, B. Park</i>	
SRAM Yield and Performance Enhancements with Tri-Gate Bulk MOSFETs	181
<i>A. Carlson, X. Sun, C. Shin, T. K. Liu</i>	
Independent Double Gate - Potential for Non-Volatile Memories	183
<i>G. Bossu, S. Puget, P. Masson, J. M. Portal, R. Bouchakour, P. Mazoyer, T. Skotnicki</i>	
Local Accumulated Free Carriers in Charge Trapping Memory	185
<i>Y. C. Song, X. Y. Liu, K. Zhao, J. F. Kang, R. Q. Han, Z. L. Xia, D. Kim, K. H. Lee</i>	
Improving the Cell Characteristics Using Arch-active Profile in NAND Flash Memory Having 60 nm Design Rule	187
<i>D. Kang, S. Chang, J. H. Lee, I. H. Park, S. Seo, G. Kwon, K. Bae, I. Kim, E. Lee, J. Choi, B. Park, J. D. Lee, H. Shin</i>	
Extraction of Location and Energies of Traps in Nanoscale Flash Memory Using RTN	189
<i>D. Kang, S. Chang, S. Yang, E. Lee, S. Seo, J. Choi, B. Park, J. D. Lee, H. Shin</i>	
On the Potentiality of Planar Independent Double Gate for Capacitorless eDRAM	191
<i>S. Puget, G. Bossu, P. Mazoyer, J. Portal, P. Masson, R. Bouchakour, T. Skotnicki</i>	
Flash Memory Device Characteristics of Atomic Layer Deposited Crystallite Al₂O₃ Films with Large Memory Window and Long Retention	193
<i>S. Maikap, W. Banerjee, S. Z. Rahaman, A. Das</i>	
Vertical Channel Double Split-gate (VCDSG) Flash Memory	195
<i>J. Yun, I. H. Park, J. H. Lee, S. Park, Y. Kim, D. H. Lee, S. Cho, D. Kim, G. S. Lee, W. B. Sim, J. Lee, B. Park</i>	
Memory Characteristics Improvement Encouraged by the Shape of Narrow Drain in Cone SONOS Memory Structure	197
<i>G. S. Lee, I. H. Park, S. Cho, J. Yun, J. H. Lee, D. H. Li, D. H. Kim, Y. Kim, S. H. Park, W. B. Sim, J. D. Lee, B. Park</i>	
Novel Capacitorless Double-gate 1T-DRAM Cell Having Nonvolatile Memory Function	199
<i>K. Park, M. Jeong, Y. M. Kim, K. R. Han, H. Kwon, S. H. Kong, J. Lee</i>	
Vertical Double-gate Structure with Nonvolatile Charge Storage Node for 1T-DRAM Cell Device	201
<i>M. Jeong, K. Park, H. Kwon, S. Kong, J. Lee</i>	
Locally-Separated Vertical Channel SONOS Flash Memory (LSVC SONOS) for Multi-storage and Multi-level Operation	203
<i>Y. Kim, J. Yun, I. H. Park, S. Cho, J. H. Lee, S. Park, D. H. Lee, D. Kim, G. S. Lee, W. B. Sim, J. Lee, B. Park</i>	
Extractive Method of Threshold Voltage Distribution in Floating Gate NAND Flash Memory by using the Charge Pumping Technique	205
<i>S. Bae, H. Kwon, J. Ahn, J. Om, J. Lee</i>	
4-Bit/Cell Charge Trapping Flash Device for High Density Formed in Recess Region	207
<i>K. Han, K. Park, H. Kwon, J. Lee</i>	
Program/Erase Model of NAND-type Nitride-based Charge Trapping Flash Memories	209
<i>D. Kim, B. Park</i>	
Author Index	