

Proceedings of the 2009 12th International Symposium on Integrated Circuits

(ISIC 2009)

**Singapore
14-16 December 2009**



**IEEE Catalog Number: CFP0976B-PRT
ISBN: 978-981-08-2468-6**

TABLE OF CONTENTS

Low Power Current Mode Pipelined A/D Converter with 2.5-bit/stage and Digital Correction	1
<i>Krzysztof Wawryn, Robert Suszynski, Bogdan Strzeszewski</i>	
A High-Resolution Time-Interleaved Delta-Sigma Modulator with Low Oversampling	5
<i>Chun-Yao Lu, Chang-Yu Hsieh, Hsin-Liang Chen, Jen-Shiun Chiang</i>	
Stability Analysis and System Design of Sigma-Delta Modulators	9
<i>Chih-Yuan Chen, Rong-Guey Chang, Jia-Hua Hong, Shuenn-Yuh Lee</i>	
A Low-Power Wide-Range Interface Circuit for Nanowire Sensor Array Based on Resistance-to-Frequency Conversion Technique	13
<i>Haiqi Liu, Tee Hui Teo, Yue Ping Zhang</i>	
Characterization and Implementation of Nonlinear Logic Cell Models for Analog Circuit Simulation	17
<i>Christoph Knoth, Veit B. Kleeberger, Petra Nordholz, Ulf Schlichtmann</i>	
K-locked-loop and its Application in Time Mode ADC	21
<i>Hon Cheong Hor, Liter Siek</i>	
Saving Potentials of Adiab. Logicon System Level: A CORDIC-based Adiabatic DCT	25
<i>Philip Teichman, Marius Vollmer, Jurgen Fischer, Benjamin Heyne, Jurgen Gotze, Doris Schmitt-Landsiedel</i>	
A Circuit Based Behavioral Modeling of Continuous-Time Sigma Delta Modulators	29
<i>Yoon Hwee Leow, Fan Zhang, Li Lian Teh, Liter Siek</i>	
RaGAzi: A Random and Gradient-Based Approach to Analog Sizing for Mixed Discrete and Continuous Parameters	33
<i>M. Pehl, H. Graeb</i>	
Tradeoff of Energy and Hardware Resources in High Level Synthesis	37
<i>Xianwu Xing, Ching Chuen Jong</i>	
Analog Circuits for Physical Cryptography	41
<i>Q. Chen, G. Csaba, X. Ju, S. B. Natarajan, P. Lugli, M. Stutzmann, U. Schlichtmann, U. Rührmair</i>	
Impact of CNT Arrangement on Capacitance and Inductance in Mixed Bundles	45
<i>Suraj Subash, Md Sajjad Rahaman, Masud H Chowdhury</i>	
High Efficiency Carbon Nanotube Based Solar Cells For Electronics Devices	49
<i>Suraj Subash, Masud H Chowdhury</i>	
Low-Power and Robust Six-FinFET Memory Cell Using Selective Gate-Drain/Source Overlap Engineering	53
<i>Sherif A. Tawfik, Volkan Kursun</i>	
Exploiting SWCNT Structural Variability Towards the Development of a Photovoltaic Device	57
<i>K. El Shabrawy, K. Maharatna, B. M. Al-Hashimi</i>	
Effect of Variability in SWCNT-Based Logic Gates	61
<i>Hamed Shahidipour, Arash Ahmadi, Koushik Maharatna</i>	
Novel Intra Prediction Algorithm Using Residual Prediction for Low Power Multimedia Codecs	65
<i>Un Seob Kim, Sung Dae Kim, Myung Hoon Sumwoo</i>	
VLSI Design to Unify IDCT and IQ Circuit for Multi-standard Video Decoder	69
<i>Soojin Kim, Hoyoung Chang, Seonyoung Lee, Kyeongsoon Cho</i>	
Impact of Process Variation on Timing Characteristics of MTCMOS Flip-Flops for Low-Power Mobile Multimedia Applications	73
<i>Eun Ju Hwang, Wook Kim, Young Hwan Kim</i>	
Fast H.264/AVC Motion Estimation Algorithm Using Adaptive Search Range	77
<i>Junwoo Lee, Minsu Choi, Youngmin Cho, Jinsang Kim, Won-Kyung Cho</i>	
Dynamic Range Compression Algorithm for Mobile Display Devices Using Average Luminance Values	81
<i>Sungmok Lee, Hagyong Han, Boodong Kwak, Wontae Choi, Bongsoon Kang</i>	
A CMOS Low-Power Variable-Gain Amplifier With RSSI for a Noncoherent Low Data Rate IR-UWB Receiver	85
<i>Zhiming Che, Yuanjin Zheng</i>	
Feedforward Technique for Offset Cancellation in Broadband Differential Amplifiers	89
<i>Duy-Dong Pham, James Brinkhoff, Kai Kang, Chyuen-Wei Ang, Fujtang Lin, Chun-Huat Heng</i>	
An Ultra Low-Power CMOS EMG Amplifier with High Efficiency in Operation Frequency per Power	93
<i>Gibran Limi Jaya, P. K. Chan</i>	
A 3-47dB gain,+20dBm IIP3, 400MHz VGA for a pulse-based UWB in 0.18µm CMOS	97
<i>Yen Ju The , Choong Foo Chung, M. Annamalai Arasu</i>	

An Offset Cancellation CMOS VGA for GPS Receiver	101
<i>Tianwang Li, Jinguang Jiang, Bo Ye</i>	
Information Theoretic Capacity Analysis of Single-Walled Carbon Nanotube Bundle VLSI Interconnects	105
<i>Md Sajjad Rahaman, Masud H Chowdhury</i>	
Ground Bouncing Noise Aware Sequential MTCMOS Circuits with Data Retention Capability	109
<i>Hailong Jiao, Volkan Kursun</i>	
Design of A 21 GHz UWB Differential Low Noise Amplifier Using .13μm CMOS Process	113
<i>S. M. Shahriar Rashid, Apratim Roy, Sheikh Nijam Ali, A. B. M. H. Rashid</i>	
Biologically Inspired Analogue Signal Processing: Some Results Towards Developing Next Generation Signal Analyzers	117
<i>Koushik Maharatna, Arash Ahmadi, Eduardo Magieri</i>	
Hard Multiple Generator for Higher Radix Modulo 2^n-1 Multiplication	121
<i>Ramya Muralidharan, Chip-Hong Chang</i>	
Area-Saving Technique for Low-Error Redundant Binary Fixed-Width Multiplier Implementation	125
<i>Tso-Bing Juang, Chi-Chung Wei, Chip-Hong Chang</i>	
Via-configurable Logic Block Architectures for Standard Cell like Structured ASICs	129
<i>Hui-Hsiang Tung, Yu-Chen Chen, Da-Wei Hsu, Shih-Jung Hsu, Sin-Yu Chen, Rung-Bin Lin</i>	
Via-Programmable Logic Array VPEX2 with Configurable DFF Using 2 Logic Elements	133
<i>Takeshi Fujino, Tomohiro Nishimoto, Yuichi Kokusyo, Masaya Yoshikawa, Guy Lemieux</i>	
Using Structured ASIC to Improve Design Productivity	137
<i>Yu-Wen Tsai, Kun-Chen Wu, Hui-Hsiang Tung, Rung-Bin Lin</i>	
DFM-aware Structured ASIC Design	141
<i>Salman Gopalani, Rajesh Garg, Sunil P Khatri, Mosong Cheng</i>	
A PTL Based Highly Testable Structured ASIC Design Approach	145
<i>Kanupriya Gulati, Nikhil Jayakumar, Sunil P Khatri</i>	
Circuit and System Implementations of Molecular Devices	149
<i>P. Lugli, A. Abdellah, E. Albert, G. Csaba, C. Erlen, B. Fabel, Q. Gong, G. Scarpa, Mary B. Chan-Park, Pyria Rose Divina</i>	
Transient Electrical Thermal Analysis of ESD Process Using 3-D Finite Element Method	153
<i>Yuejin Hou, Cher Ming Tan</i>	
Subcircuit Approach to Inventive Compact Modeling for CMOS Variability and Reliability	157
<i>X. Zhou, G. J. Zhu, S. H. Lin, Z. H. Chen, M. K. Srikanth, Y. F. Yan, R. Selvakumar, W. Chandra, J. B. Zhang, C. Q. Wei, Z. H. Wang, P. Bathla</i>	
MOSFET-controlled Emission from Nanoscale Silicon Field Emitters	161
<i>Thomas Maul, Markus Becherer, Josef Biba, Walter Hansch</i>	
Excimer Laser-Annealed Dopant Segregated Schottky (ELA-DSS) Si Nanowire Gate-All-Around (GAA) pFET	165
<i>Y. K. Chin, K. L. Pey, N. Singh, W. J. Lu, G. Q. Lo, L. H. Tan, X. C. Wang, H. Y. Zheng, L. Chan</i>	
High Performance HfO_x -Based Resistive RAM Devices and Its Temperature Dependent Switching	168
<i>Zheng Fang, Hongyu Yu, Xiang Li, Kin-Leong Pey, Wenjun Liu</i>	
Towards the Optimization of Organic Solar Cells via Controlled Morphologies	171
<i>Y. Wang, D. W. Zhao, X. W. Sun, G. Scarpa, A. Abdellah, A. Exner, O. Wiedenmann, P. Lugli</i>	
Computational Analysis of Micro-acoustic Structures Using the Finite Element Method	175
<i>Glenn I. Matthews, Alireza Baghai-Wadji</i>	
On the Construction of Problem-specific Basis Functions for Modelling the Massloading Effects in Micro-acoustic Devices	179
<i>Hardik Vagh, Alireza Baghai-Wadji</i>	
On the Nature of Eigenpairs Associated with Wave Propagation Problems in Photonic Structures	183
<i>A. R. Baghai-Wadji, M. S. Muradoglu</i>	
Zooming into the Near Field: Shear-horizontal Polarized Acoustic Waves	187
<i>A. R. Baghai-Wadji</i>	
The Construction of Basis Functions for Modelling Closed- and Open Quantum Wire Problems	191
<i>Andrew J. Smith, Alireza Baghai-Wadji</i>	
An Improved Approach for the Synthesis of Multiplication-Free Highly-Selective FIR Half-Band Decimators and Interpolators	195
<i>Tapio Saramaki, Juha Yli-Kaakinen</i>	
Fast Filter Bank Using Mixed-radix Decompositions for an Arbitrary Number of Output Channels	203
<i>Jun Wei Lee, Yong Ching Lim</i>	
An Improved Structure and Design Procedure for Signed Power-of-Two Lattice QMF Bank	207
<i>Sang Yoon Park, Ya Jun Yu</i>	

Antenna Array Synthesis in Presence of Mutual Coupling Effect for Low Cost Implementation	211
<i>Ling Cen, Zhu Liang Yu, Wee Ser</i>	
Efficient Multiplierless Designs for 1-D DWT Using 9/7 Filters Based on Distributed Arithmetic	215
<i>Basant K. Mohanty, Pramod K. Meher</i>	
A VLSI Architecture for VGA 30 fps Video Segmentation with Affine Motion Model Estimation	219
<i>Masayuki Miyama, Yoshiki Yunbe, Kouji Togo, Yoshio Matsuda</i>	
A High Normalized Aggregate Throughput SoC-based Inverse Integer Transform Design for H.264/AVC	223
<i>Trang T. T. Do, Thinh M. Le</i>	
Modelling and Estimating the Energy Consumption of Embedded Applications and Operating Systems	227
<i>Saadia Dhouib, Eric Senn, Jean-Philippe Diguët, Johann Laurent</i>	
Low-Power Pipelined MIPS Processor Design	232
<i>P. Gautham, R. Parthasarathy, Karthi Balasubramanian</i>	
A Survey of Low-Voltage Low-Power Technique and Challenge for CMOS Signal Processing Circuits	236
<i>Yu-Cherng Hung, Jian-Cheng Chen, Shao-Hui Shieh, Chiou-Kou Tung</i>	
A Low Power Multi-Voltage Control Technique with Fast-Settling Mechanism for Low Dropout Regulator	240
<i>Jsung-Mo Shen, Wei-Bin Yang, Chang-Yu Hsieh, Yu-Lung Lo</i>	
A Pseudo Fractional-N and Multiplier Clock Generator with 50% Duty Cycle Output Using Low Power Phase Combination Controller	244
<i>Wan-Lun Gao, Wei-Bin Yang, Yu-Lung Lo</i>	
An Efficiency Enhance Mixed-structure Charge Pump	248
<i>Zong-Han Hsieh, Nan-Xiong Huang, Miin-Shyue Shiau, Hong-Chong Wu, Don-Gey Liu</i>	
High Speed Laser Diode Driver	252
<i>Heng-Shou Hsu, Hung-Chieh Chung</i>	
A Novel Ultra-Low Voltage and Low Power OTA With Common-Mode Feed-Forward	256
<i>Ming-Kai Fu, Miin-Shyue Shiau, Hong-Chong Wu, Don-Gey Liu</i>	
A Low Dropout Regulator for SoC with High Power Supply Rejection and Low Quiescent Current	260
<i>Chen-Chang Zhan, Wing-Hung Ki</i>	
A Low Dropout Linear Regulator with High Power Supply Rejection	264
<i>Huei-Sheng Jhuang, Jia-Hui Wang, Zi-Yu Zeng, Chien-Hung Tsai</i>	
A Nonlinear Control Buck Converter with Fast Transient Response	268
<i>Sizhen Li, Xuecheng Zou, Xiaofei Chen</i>	
Li-Ion Battery Charger with Smooth-Switch-Over Four-Stage Control	272
<i>Yueming Sun, Xiaobo Wu, Menglian Zhao</i>	
High Efficiency High Integration Green Converter	276
<i>Jiana Lou, Xiaobo Wu</i>	
A High-Performance Multibit-Flipping Algorithm for LDPC Decoding	280
<i>Jui-Hui Hung, Sau-Gee Chen</i>	
Digital Pixel Sensor with On-line Spatial and Temporal Compression Scheme	284
<i>Milin Zhang, Amine Bermak</i>	
Bit-serial Systolic Architecture for 2-D Non-separable Discrete Wavelet Transform	288
<i>Basant K. Mohanty, Pramod K. Meher</i>	
Does the Scanning Pattern Affect Adaptive Quantization Processing?	292
<i>Milin Zhang, Amine Bermak</i>	
Accelerating CORDIC for Hough Transform	296
<i>S. Suchitra, R. K. Satzoda, T. Srikanthan</i>	
A Long Block Length BCH Decoder for DVB-S2 Application	300
<i>Yi-Min Lin, Jau-Yet Wu, Chien-Ching Lin, Hsie-Chia Chang</i>	
Interpolation-based Hard-decision Reed-Solomon Decoders	304
<i>Xinmiao Zhang, Jianglei Zhu</i>	
High-accuracy and Power-Efficient Switched-Current Memory Cell	308
<i>Xian Tang, Kong-Pang Pun</i>	
High-speed, Low Switching Noise and Load Adaptive Output Buffer	312
<i>Yingyan Lin, Xuecheng Zou, Zhaoxiao Zheng, Wenjie Huo, Xiaofei Chen, Wenjing Kang</i>	
A 20MHz Switched-Current Sample-and-Hold Circuit for Current Mode Analog Iterative Decoders	315
<i>Ming-Yam Lo, Wing-Hung Ki, Wai-Ho Mow</i>	
A Novel 1.2 Gbps LVDS Receiver for Multi-channel Applications	319
<i>Yingyan Lin, Wenjing Kang, Xiaofei Chen, Jing Zhang, Xuecheng Zou</i>	
A Low-Voltage Low-Power High Precision Digitally Tunable Transconductance Rectifier	323
<i>Dong Han, Yuanjin Zheng</i>	

A Compact Low-Offset Voltage and Low Power Rail-to-Rail Output Buffer for TFT-LCD Panel	327
<i>Chuen-Chi Yeh, Jia-Hui Wang, Chien-Hung Tsai</i>	
Performance Verification of Folded-cascade Amplifiers Built from Nanowire Transistors	331
<i>Ye Shuqin Juanda, Olivier D. Bernal, Minkyu Je, Zhiming Chen</i>	
High-Input and Low-Output Impedance Voltage-Mode All-Pass Networks	336
<i>Montree Kumngern, Kobchai Dejhan</i>	
Current-Controlled Quadrature Oscillator Using Only CCCDBAs	340
<i>Winyu Sonjoi, Worapong Tangsrirat, Wanlop Surakampontorn</i>	
Local Mismatch in 45nm Digital Clock Networks	344
<i>Tarun Chawla, Sebastien Marchal, Amara Amara, Andrei Vladimirescu</i>	
Symbolic Techniques for Statistical Timing Analysis of RCL Mesh Networks with Resistor Loops	348
<i>Zhigang Hao, Guoyong Shi</i>	
An Automatic Test Approach for Field Programmable Gate Array (FPGA)	352
<i>A. W. Ruan, Y. B. Liao, P. Li, W. Li, W. C. Li</i>	
Full Coverage Manufacturing Testing for SRAM-Based FPGA	356
<i>Y. B. Liao, P. Li, A. W. Ruan, W. Li, W. C. Li</i>	
Cost-Effective Scenarios of CABAC in H.264/AVC Codec	360
<i>S. P. Krishnamuthy, Thinh M. Le, Boon-Leng Ho</i>	
Performance Comparison of Various Post Processing Algorithms	364
<i>Changtaek Shin, Jinyong Lee, Jungjun Park, Younglok Kim</i>	
High-Speed Low-Complexity Folded Degree-Computationless Modified Euclidean Algorithm Architecture for RS Decoders	368
<i>Hyo-Jin Ahn, Chang-Seok Choi, Hanho Lee</i>	
Linear Analysis and Speed Maximization of Feed Forward Ring Oscillators	372
<i>Young-Seok Park, Pyung-Su Han, Woo-Young Choi</i>	
1.25 Gb/s Burst-mode CMOS PON Laser Diode Driver with Automatic Power Controller	376
<i>Young Joo Lee, Eun Chul Kang, Jinwook Burm</i>	
Design of Remote Management System with ZigBee	380
<i>Jeongsoo Park, Taewan Kim, Yunmo Chung</i>	
Design of Wide-Bandwidth Sigma-Delta Modulator for Wireless Transceivers	384
<i>Jungsu Choi, Kichang Jang, Junsang Lee, Wooju Jeong, Jungeui Park, Jayang Yoon, Seok Lee, Joongho Choi</i>	
A Lightweight Memory Encryption Cache Design and Implementation for Embedded Processor	388
<i>Zhenglin Liu, Wenjie Huo, Xuecheng Zou, Yingyan Lin</i>	
A 1.8 V to 3.3 V Level-Converting Flip-Flop Design for Multiple Power Supply Systems	392
<i>Chua-Chin Wang, Jen-Wei Liu, Ron-Chi Kuo, Katherine Shu-Min Li, Syng-Jyan Wang</i>	
A Robust, Low-Complexity and Ultra-Low Power Manchester Decoder for Wireless Sensor Nodes	396
<i>Chin Yann Pang, Pradeep K. Gopalakrishnan, T. Hui Teo, Chyuen Wei Ang</i>	
An Enhanced Low-Power High-Speed Adder For Error-Tolerant Application	400
<i>Ning Zhu, Wang Ling Goh, Kiat Seng Yeo</i>	
A New Flip-Flop Based on Multiple Leakage Reduction Techniques	404
<i>Weiqiang Zhang, Linfeng Li, Jianping Hu</i>	
A CMOS Analog Integrated Circuit for Pixel X-ray Detector	408
<i>David Fitrio, Suhardi Tjoa, Anand Mohan, Ronny Veljanovski, Andrew Berry</i>	
Recent Advances in Biomedical Imaging Systems	412
<i>Andrew Berry, Goran Panjkovic, Stewart Midgley, John Gillam, Chris Hall, Robert Lewis</i>	
Testing of Pixelated CZT and CdTe Detectors at the 200μm Level	416
<i>G. Jung, A. Berry, S. Midgley, G. Panjkovic</i>	
Signal Characteristics and Signal Processing in Read-out Electronics for Radiation Detectors	420
<i>Goran Panjkovic, David Fitrio, Stewart Midgley, Andrew Berry, Anand Mohan</i>	
Signal Processing and Data Acquisition for Hybrid Pixel Detectors	424
<i>A. W. Lynch, S. Tjoa, A. Berry</i>	
Key Challenges for ASIC Design and Implementation for Biomedical Imaging	429
<i>Goran Panjkovic, David Fitrio, Anand Mohan, Ronny Veljanovski, Suhardi Tjoa, Andrew Berry</i>	
Implementation of Ratiometric Algorithm to Compute Partial Pressure of Oxygen for a Blood Oxygen Analyser	433
<i>Nikhil Joglekar, Ronny Veljanovski, Aladin Zayegh</i>	
Design and Performance Evaluation of a Low-power Data-line SRAM Sense Amplifier	437
<i>Haitao Fu, Kiat-Seng Yeo, Anh-Tuan Do, Zhi-Hui Kong</i>	
A Low-Complexity Power-efficient Synchronization Scheme for Wireless Communication System	441
<i>Zhao Bin, Wang Yisheng, Liu Xin, Yuanjin Zheng</i>	
Novel Security Strategies for SRAM in Powered-off State to Resist Physical Attack	444
<i>Kang Wenjing, Yu Kai, Yu Guoyi, Zou Xuecheng</i>	

Tree Multipliers with Modified Booth Algorithm Based on Adiabatic CPL	448
<i>Binbin Liu, Jianping Hu</i>	
Zero Power Bypass Variable Gain Splitter for TV Tuner	452
<i>Frédéric Villain, Guillaume Lebailly</i>	
A Single Ended Input Wideband Variable Gain Low Noise Amplifier with Balanced Differential Output and Digital AGC for CMMB TV Tuner	456
<i>Hao Hu, Taotao Yan, Cui Mao, Jianjun Zhou</i>	
Frequency Resolution Enhancement for Digitally Controlled Oscillators Using Series Switched Varactor	460
<i>Xuan Dai, Weicheng Zhang, Jing Jin, Jianjun Zhou</i>	
The Novel High Efficiency on Chip Transformers for the CMOS Power Amplifier	464
<i>Ki-Jin Kim, Tae Ho Lim, K. H. Ahn</i>	
CMOS Digitally Controlled Current Follower and Its Application	468
<i>Danucha Prasertsom, Worapong Tangsrirat</i>	
Insensitive Current-Tunable Current-Mode Multifunction Filter with Minimum Components Using Multi-Output Current Followers	472
<i>Kritsada Bunruang, Worapong Tangsrirat</i>	
A Digital Brightness Controlled White LED Driver with I²C-bus Interface	476
<i>Jingyi Song, Shuxu Guo, Quan Zhou, Yang Liu, Yuchun Chang</i>	
A Wide-Band Half-Wave Rectifier	480
<i>Montree Kumngern</i>	
Dual Magnetodiode	484
<i>Toempong Phetchakul, Sumet Junkamkaw</i>	
An Instruction Redundancy Removal Method on a Transport Triggered Architecture Processor	487
<i>Su Wang, Suying Yao, Wei Guo, Jizeng Wei</i>	
Analysis and Design of a High Performance Infrared Detector Readout Circuit	490
<i>Meng Fanzhong, Zhao Yiqiang, Jiang Junwei, Qu Ming, Wang Gaofeng</i>	
A 330μW, 1.7GHz Locking Range LC Injection Locked Frequency Divider in CMOS Technology	494
<i>Xuepo Ma, Wei Zhang, Xu Zhang</i>	
Investigating the Effects of the Number of Stages on Phase Noise in CMOS Ring Oscillators	497
<i>Wei-Jie Zhu, Jian-Guo Ma</i>	
A Metal-Semiconductor-Metal Photodetector in Si-based, Standard CMOS Technologies	501
<i>Changliang Yu, Luhong Mao, Xindong Xiao, Shilin Zhang, Sheng Xie</i>	
CdSe QDs-Tagged-Based Encoded Microparticle for Miniaturized and Multiplexed Immunoassay	504
<i>Peng Gao, Suying Yao, Jing Gao, Tao Luo</i>	
A Fully Integrated Differential Impulse Radio Transmitter	508
<i>Jin He, Y. P. Zhang</i>	
Low Power Fully Differential Front End for Wireless Sensor Network Application	512
<i>Jia Lin, Choong Foo Chung, Ben Choi Yeung Bun, Yuan Xiaojun</i>	
A 0.18 μm CMOS Multi-Gb/s 10-PAM Transmitter	516
<i>Jikyung Jeong, Jeongjun Lee, Jinwook Burm</i>	
A Multi Gbps 10-PAM Receiver in 0.18μm CMOS Technology	520
<i>Jeongjun Lee, Jikyung Jeong, Jinwook Burm</i>	
A Fully-Integrated Low Power PAM/PPM Multi-Channel UWB Transmitter	524
<i>Caixia Chen, Manh Anh Do, Kiat Seng Yeo, Chirn Chye Boon</i>	
Modeling of A 14-bit, 100-MS/s Pipelined ADC with Digital Nonlinearity Calibration	528
<i>Xuan Wang, Junxiao Chen, Lenian He</i>	
An ASIC for Data Over SONET/SDH Mapping and Path Protection Switching	532
<i>Lijun Zhang, Aiming Ji, Min Luo</i>	
Optimization of Sample/Hold Circuit for High-Speed and High-Resolution ADCs	536
<i>Junxiao Chen, Lu Zhang, Lenian He</i>	
Optimized System Design for Fully Integrated Fractional-N PLL	540
<i>Yuchun Zhu, Jing Jin, Xiaopeng Yu, Jianjun Zhou</i>	
Design of a Under Voltage Lock Out Circuit with Bandgap Structure	544
<i>Li Fuhua, Wang Wei, Hang Qiuping, Xie Weiguo, Lu Zhenghao</i>	
Design of an Off-line AC/DC Controller Based on Skip Cycle Modulation	548
<i>Li Fuhua, Wang Hanxiang, Lu Zhenghao, Xie Weiguo</i>	
An Inductor-less Broadband Design Technique for Transimpedance Amplifiers	552
<i>Lu Zhenghao, Chen Dandan, Yeo Kiat Seng</i>	
Analytical High Frequency Channel Thermal Noise Modeling in Deep Sub-micron MOSFETs	556
<i>S. N. Ong, K. S. Yeo, K. W. J. Chew, L. H. K. Chan, X. S. Loo, M. A. Do, C. C. Boon</i>	

High Frequency Drain Current Noise Modeling in MOSFETs Under Sub-Threshold Condition	560
<i>L. H. K. Chan, K. S. Yeo, K. W. J. Chew, S. N. Ong, X. S. Loo, C. C. Boon, M. A. Do</i>	
Study of a Single Coaxial Silicon Nanowire for On-Chip Integrated Photovoltaic Application	564
<i>Oka Kurniawan, Er Ping Li</i>	
Formation of N+/P Junction in GaAs using Pulsed Laser Anneal	568
<i>C. Y. Ong, K. L. Pey, X. C. Wang, H. Y. Zheng, Z. P. Li, C. P. Wong, Z. X. Shen, B. S. Ong, C. M. Ng, L. Chan</i>	
Alcohol Sensor Based on Multi-Wall Carbon Nanotube	571
<i>Chalin Sutthinet, Assuchol Sangnual, Toempong Phetchakul</i>	
Heuristic Techniques for Automatic Synthesis of Clock Mesh	574
<i>Weijian Huang, Guoyong Shi</i>	
Evaluation of the State-of-the Art Statistical Leakage Estimation Methods using the BSIM4 Transistor Model	578
<i>Jinwook Kim, Wook Kim, Young Hwan Kim</i>	
DEV: Design Explorer for Verification	582
<i>John Lau Kah Soon, Low Ching Ling</i>	
ILP-Based Optimal Multi-Threshold Voltages Assignment Under Performance Constraints	586
<i>Chun-Hua Chung, His-An Chien, Hsin-Hsiung Huang, Tsai-Ming Hsieh</i>	
High-level Statistical Static Timing Analysis Under Process Variation	590
<i>Taehoon Kim, Wook Kim, Jinwook Kim, Young Hwan Kim</i>	
Post Breakdown Reliability Enhancement of ULSI Circuits with Novel Gate Dielectric Stacks	594
<i>N. Raghavan, X. Wu, X. Li, W. H. Liu, V. L. Lo, K. L. Pey</i>	
Fluxless Reflow of Eutectic Solder Bump Using Formic Acid	603
<i>Yong-Shan Lin, Chun-Hsing Shih, Wei Chang</i>	
Implantation-induced Defects Analysis Base on Activation Energy Diagnostics	607
<i>Weera Pengchan, Toempong Phetchakul, Amporn Poyai</i>	
Requirement for Accurate Interconnect Temperature Measurement for Electromigration Test	611
<i>Yuejin Hou, Cher Ming Tan</i>	
Extraction of Diffusion Length Using Junction-less EBIC	615
<i>Vincent K. S. Ong, Chee Chin Tan, K. Radhakrishnan</i>	
High-Speed Signal Termination Analysis Using A Co-Simulation Approach	619
<i>Richard Weng-Yew Chang, Kye-Yak See, Wei-Shan Soh, Manish Oswal, Lin-Biao Wang</i>	
Analysis of SMT Decoupling Capacitor Placement in Electronic Packages Using Hybrid Modeling Method	623
<i>Zaw Zaw Oo, En-Xiao Liu, Xingchang Wei, Yaojiang Zhang, Er-Ping Li</i>	
SI and EMI Performance of Signaling Scheme Through UTP cable	627
<i>L. B. Wang, K. Y. See</i>	
System-Level Conducted Electromagnetic Immunity Modelling Method	631
<i>Eng-Kee Chua, Xian-Ke Gao, Er-Ping Li</i>	
Computation of Charge Collection Probability for Any Collecting Junction Shape	635
<i>Oka Kurniawan, Vincent K. S. Ong, Chee Chin Tan, Erping Li</i>	
FPGA-based Built-in Testbed for Command Interpretations and Computational Load Distribution	639
<i>Meng Hiot Li, Meng Hiot Lim</i>	
A Novel Gated Scan-Cell Scheme for Low Capture Power (LCP) in At-Speed Testing	643
<i>Jiann-Chyi Rau, Po-Han Wu, Ming-Ying Chiang</i>	
Obstacle-Avoiding Electromigration Aware Wire Planning for Analog Circuits	647
<i>Cheng-Chiang Lin, Hsin-Hsiung Huang, His-An Chien, Tsai-Ming Hsieh</i>	
Optimizing Multi-Constraint VLSI Interconnect Routing	651
<i>Z. Md-Yusof, M. Khalil-Hani, M. N. Marsono, N. Shaikh-Husin</i>	
Temporal Partitioning Algorithm for a Coarse-grained Reconfigurable Computing Architecture	655
<i>Chongyong Yin, Shouyi Yin, Leibo Liu, Shaojun Wei</i>	
New Look-up-Table Optimizations for Memory-Based Multiplication	659
<i>Pramod Kumar Meher</i>	
A Robust Algorithm for DPA-resistant ECC	663
<i>Yi Wang, Douglas L. Maskell</i>	
Passive Circuit Designs Toward Terahertz Using Nanometer CMOS Technology	667
<i>Kaixue Ma, Leyu Zhang, Kiat Seng Yeo</i>	
Implementation and Verification of Power Management Scheme Over Indoor Multipath Channel at UHF Bands	671
<i>Wei Fu, Jianguo Ma</i>	
CMP Service: BioMed Applications	675
<i>Bernard Courtois</i>	

A Low-Complexity Ultra-Low-Power ECG Compression and Transmission Scheme	679
<i>Hoe Yee Gan, Pradeep K. Gopalakrishnan, T. Hui Teo, Zhiming Chen</i>	
A Unified Signed-Digit Adder for High-Radix Modular Exponentiation on GF(p) and GF(2^p)	683
<i>Yi Wang, Douglas L. Maskell</i>	
Design of A Low-Cost Airborne Radar Target Simulator Based on FPGA	687
<i>Li Lu, Jianming Lei, Xuecheng Zou, Xiancai Zhang</i>	
A General Decoding Framework for High-Rate LDPC Codes	691
<i>S. M. Ehsan Hosseiniy, Wang Ling Goh, Kheong Sann Chan</i>	
A Low Power Temperature Sensor for Passive RFID Tag.....	695
<i>Yao Liu, Dong-Sheng Liu, Xue-Cheng Zou, Jian-Bing Xu, Feng-Bo Li, Si-Zhen Li</i>	
Author Index	