

2009 16th IEEE International Conference on Electronics, Circuits and Systems

(ICECS 2009)

**Yasmine Hammamet, Tunisia
13 – 16 December 2009**



**IEEE Catalog Number: CFP09773-PRT
ISBN: 978-1-4244-5090-9**

TABLE OF CONTENTS

A1L-A AMPLIFIERS I

Class-AB Output Stage Design for High-Speed Three-Stage Op-Amps	1
<i>Gregorio Cappuccino, Francesco Antonio Amoroso, Andrea Pugliese</i>	
Design Considerations for Fast-Settling Two-Stage Miller-Compensated Operational Amplifiers	5
<i>Francesco Antonio Amoroso, Andrea Pugliese, Gregorio Cappuccino</i>	
Current Conveyor Based Amplifier and Adaptive Buffer for Use in an Analog Frontend	9
<i>Georg Ellguth, Stephan Henker, Christian Mayr, Rene Schüffny</i>	

A1L-B WIRELESS RECEIVERS

Low Voltage Low Power Techniques in Design of Zero IF CMOS Receivers	13
<i>Yarallah Koolivand, Mohammad Yavari, Omid Shoaei, Ali Fotowat-Ahmady</i>	
A 3.1—10.6 GHz RF CMOS Circuits Monolithically Integrated with Dipole Antenna	17
<i>Masayuki Ikebe, Daisuke Ueo, Kazuhiro Takahagi, Masaki Ohuno, Yusuke Takada, Eiichi Sano</i>	
Radio Frequency Tunable Polyphase Filter Design	21
<i>Fayrouz Haddad, Wenceslas Rahajandraibe, Lakhdar Zaid, Oussama Frioui, Rachid Bouchakour</i>	

A2L-C OVERSAMPLED DATA CONVERTERS

A Low-Power Continuous-Time Incremental 2nd-Order-MASH Sigma-Delta-Modulator for a CMOS Imager	25
<i>Johannes Uhlig, René Schüffny, Harald Neubauer, Johann Hauer, Joachim Haase</i>	
Second-Order Multi-Bit Sigma Delta ADC Using a Pulse-Width Modulated DAC and an Integrating Quantizer	29
<i>Enrique Prefasi, Ernesto Pun, Luis Hernández, Susana Paton</i>	
A Double-Sampled Hybrid CT/DT Smash Sigma Delta Modulator for Wideband Applications	33
<i>Mohammad Hossein Maghami, Mohammad Yavari</i>	
A Double-Sampling Cross Noise-Coupled Split Sigma-Delta-Modulation A/D Converter with 80 dB SNR	37
<i>Maarten De Bock, Pieter Rombouts</i>	
A Multi-Bit Cascaded Sigma-Delta Modulator with an Oversampled Single-Bit DAC	41
<i>Mahdi Kashmiri, Kofi Makinwa, Lucien Breems</i>	

A1L-D DIGITAL CIRCUITS I

Delay-Based Dual-Rail Pre-Charge Logic	45
<i>Marco Bucci, Luca Giancane, Raimondo Luzzi, Giuseppe Scotti, Alessandro Trifiletti</i>	
Analysis of the Impact of Random Process Variations in CMOS Tapered Buffers	49
<i>Alioto Massimo, Gaetano Palumbo, Melita Pennisi</i>	
Design of a Balanced 8-Modulus RNS	53
<i>Alexander Skavantzios, Mohammad Abdallah, Thanos Stouraitis, Dimitrios Schinianakis</i>	
Novel High Speed and Ultra Low Voltage CMOS Flip-Flop	57
<i>Yngvar Berg</i>	
Asynchronous Logic for High Variability Nano-CMOS	61
<i>Alain Martin</i>	

A1L-E DIGITAL DESIGN METHODOLOGIES AND LAYOUT

Definition of an Innovative Filling Structure for Digital Blocks : the DFM Filler Cell	65
<i>Laurent Remy, Philippe Coll, Fabrice Picot, Philippe Mico, Jean-Michel Portal</i>	
Custom Layout Strategy for Rectangle-Shaped Log-Depth Multiplier Reduction Tree	69
<i>Patrik Kimfors, Niklas Broman, Andreas Haraldsson, Kasyab Parmesh Subramanian, Magnus Sjölander, Henrik Eriksson, Per Larsson-Edefors</i>	
An Automated Design Methodology for Layout Generation Targeting Power Leakage Minimization	73
<i>Cristiano Lazzari, Adriel Ziesemer, Ricardo Reis</i>	

Leakage Power Analysis Attacks: Theoretical Analysis and Impact of Variations	77
<i>Massimo Alioto, Luca Giancane, Giuseppe Scotti, Alessandro Trifiletti</i>	
An Energy-Aware Multiplier Based on a Configurable-Reuse of Points Design Methodology	81
<i>Sebastian Moreno Londono, Jose Pineda de Gyvez</i>	

A1L-F DIGITAL COMMUNICATION SYSTEMS

A PLL Configuration for Reducing Both Incoming and Inherent Jitters	85
<i>Fuminori Kobayashi, Yuhta Egashira, Hitoshi Kondoh</i>	
Efficient Cascaded VLSI FFT Architecture for OFDM Systems	89
<i>Vassilios Chouliaras, Panagiotis Galiatsatos, Konstantinos Nakos, Dionysios Reisis, Nikolaos Vlassopoulos</i>	
High Throughput Architecture for Octagon Network on Chip	93
<i>Mohamed Abd El Ghany, Magdy El-Moursy, Darek Korzec, Mohammed Ismail</i>	
Power Efficient Networks on Chip	97
<i>Mohamed Abd El Ghany, Magdy El-Moursy, Darek Korzec, Mohammed Ismail</i>	
High Throughput Scalable Motion Compensation Architecture for H.264/SVC Video Coding Standard	101
<i>Thaísa Silva, Bruno Zatt, Altamiro Susin, Sergio Bampi, Luciano Agostini</i>	

A1L-G DIGITAL SIGNAL PROCESSING I

A Reverse Converter for the New 4-Moduli Set $\{2n+3, 2n+2, 2n+1, 2n\}$	105
<i>Kazeem Gbolagade, Sorin Cotozana</i>	
Adaptive Multirate Signal Estimation with Lattice Orthogonalization	109
<i>Ahmet Korhan Tanc, Ender Mete Eksioğlu, Ahmet Hamdi Kayran</i>	
An FFT Core for DVB-T2 Receivers	112
<i>Marta Turrillas, Ainhoa Cortés, Igone Vélez, Juan Francisco Sevillano, Andoni Irizar</i>	
A New Horizontal and Vertical Common Subexpression Elimination Method for Multiple Constant Multiplication	116
<i>Kazunari Kato, Yasuhiro Takahashi, Toshikazu Sekine</i>	

A2P-J AMPLIFIERS II

An Efficient RNM Compensation Topology with Voltage Buffer and Nulling Resistors for Large-Capacitive-Load Three-Stage OTAs	120
<i>Davide Marano, Gaetano Palumbo, Salvatore Pennisi</i>	
A High-Speed Low-Power Output Buffer Amplifier for Large-Size LCD Applications	124
<i>Davide Marano, Gaetano Palumbo, Salvatore Pennisi</i>	
Low-Voltage Differential Amplifier	128
<i>George Raikos, Spyridon Vlassis</i>	
Offset Cancellation with Subthreshold-Operated Feedback Circuit for Fully Differential Amplifiers	132
<i>Tomoki Iida, Tetsuya Asai, Eiichi Sano, Yoshihito Amemiya</i>	
Ultra Low Voltage Semi-Floating-Gate Transconductance Amplifier Based on Binary Inverters	136
<i>Yngvar Berg</i>	
A Self Biased Operational Amplifier at Ultra Low Power Supply Voltage	140
<i>Sai Praneeth G A V, Anil Kumar Saini</i>	
Exploitation of the Phasor Approach for Closed-Form Solution of the Van der Pol's Oscillator and Sinusoidal Oscillators with High-Order Nonlinearity	143
<i>Gaetano Palumbo, Melita Pennisi, Salvatore Pennisi</i>	

A2P-K ANALOG TECHNIQUES II

A Heterogenous Approach to Symbolic Calculations Based on Structural Numbers	147
<i>Andrzej Pulka, Lukasz Golly</i>	

A2P-L FILTERS AND VOLTAGE REFERENCES II

A Charge Sampling Baseband Filter Using a New High Linearity Gm for Multimode Receiver	151
<i>Utkarsh Shah, Kamal El-Sankary, Ezz I. El-Masry</i>	

A Switched-Capacitor CMOS Voltage Reference for Ultra Low-Voltage and Ultra Low-Power Operation	155
<i>Zihua Qu, Meng Zhang, Jianhui Wu</i>	
Wideband Reconfigurable CMOS Gm-C Filter for Wireless Applications	159
<i>Zhiqiang Gao, Jinxiang Wang, Fengchang Lai, Mingyan Yu, Zhongzhao Zhang</i>	
A New Low Voltage Bandgap Reference Topology	163
<i>Murat Isikhan, Torsten Reich, André Richter, Eckhard Hennig</i>	
A Programmable Active-RC Complex Filter for Wireless Communications	167
<i>Marcello De Matteis, Tommaso Vergine, Giuseppe Cocciolo, Andrea Baschiroto, Matteo Conta</i>	
A 4th Order CMOS 65nm Wideband Low Power Analog Filter for Wireless Receivers	171
<i>Marcello De Matteis, Stefano D'Amico, Piero Andriulo, Giuseppe Cocciolo, Andrea Baschiroto</i>	

A2P-M DATA CONVERTERS

An Experimental 0.6-V 57.5-fJ/Conversion-Step 250-kS/s 8-Bit Rail-to-Rail Successive Approximation ADC in 0.18μm CMOS	175
<i>Christian Fayomi, Gilson Wirth, David Binkley, Akira Matsuzawa</i>	

A2P-N RF/MICROWAVE CIRCUITS II

E-Shaped Patch Antenna Modeling with MoM and RWG Basis Functions	179
<i>Nabil Ghannay, Abdelaziz Samet</i>	
A 130nm CMOS Tunable Digital Frequency Divider for Dual-Band Microwave Radiometer	183
<i>Davide Dermit, Fabio Ducati, Domenico Balsamo, Paolo Lucchi, Mattia Borgarino, Gilles Jacquemod</i>	
Error Control in Circuit Transient Analysis	187
<i>Alexandru Gheorghe, F. Constantinescu, M. Nitescu</i>	

A2P-P BIOMEDICAL CIRCUITS AND SYSTEMS II

An Analysis of Wireless Inductive Coupling for High Data Rate Biomedical Telemetry Using a New VHDL n-PSK Modulator	191
<i>Gihad Elamary, Graeme Chester, Jeffery Neasham</i>	
Wearable Wireless Sensor for the Gait Monitorization of Parkinsonian Patients	195
<i>Karol Grandez, Paul Bustamante, Gonzalo Solas, Iñaki Gurutzeaga, Andrés García-Alonso</i>	

A3L-A SPECIAL SESSSION: EVOLUTIONARY COMPUTATION TECHNIQUES FOR ANALOG, MIXED-SIGNAL AND RF CIRCUIT DESIGN

Applications of Evolutionary Computation Techniques to Analog, Mixed-Signal and RF Circuit Design – an Overview	199
<i>Elisenda Roca, Mourad Fakhfakh, Rafael Castro-López, Francisco Fernández</i>	
Doping Profile Optimization in Semiconductor Design	203
<i>Giovanni Stracquadanio, Concetta Drago, Vittorio Romano, Giuseppe Nicosia</i>	
Optimizing Current Conveyors by Evolutionary Algorithms Including Differential Evolution	207
<i>Ivick Guerra-Gómez, Esteban Tlelo-Cuautle, Trent McConaghy, Georges Gielen</i>	
Application of MO-TRIBES to the Design of Analog Electronic Circuits	211
<i>Yann Cooren, Patrick Siarry, Mourad Fakhfakh</i>	
Less Expensive and High Quality Stopping Criteria for MC-Based Analog IC Yield Optimization	215
<i>Bo Liu, Francisco Fernández, Dimitri De Jonghe, Georges Gielen</i>	

A3L-B RF/MICROWAVE CIRCUITS

An Inverse Scattering Approach Using Hybrid PSO-RBF Network for Microwave Imaging Purposes	219
<i>Bouzid Mhamdi, Khaled Grayaa, Taoufik Aguilu</i>	
An Integrated Model of a Wireless Power Transportation for RFID and WSN Applications	223
<i>Samuel Riviere, Frederic Alicalapa, Alexandre Douyere, Jean-Daniel Lan-Sun-Luk, Brigitte Grondin-Perez</i>	
Shielding Structures for Millimeter-Wave Integrated Transformers	227
<i>Bernardo Leite, Eric Kerherve, Jean-Baptiste Begueret, Didier Belot</i>	

Equivalent Circuit Model of the TEM Cell Electric and Magnetic Field Coupling to Microstrip Lines	231
<i>Tvrko Mandic, Filip Vanhee, Renaud Gillon, Johan Catrysse, Adrijan Baric</i>	

A3L-C SENSORY SYSTEMS AND MEMS I

An All-Digital ADC/TDC for Sensor Interface with TAD Architecture in 0.18-μm Digital CMOS	235
<i>Takamoto Watanabe, Tomohito Terasawa</i>	
Low Actuation Voltage Silicon Carbide RF Switches for MEMS Above IC	239
<i>Paul-Vahe Cicek, Sareh Mahdavi, Frederic Nabki, Mourad El-Gamal</i>	
A 32 X 32 Channels, 3-cm², 555-mW Chip for X-Ray Pixel Detector Read-Out.....	243
<i>Marco Grassi, Vincenzo Ferragina, Piero Malcovati, Stefano Caccia, Giuseppe Bertuccio, Didier Martin, Paolo Bastia, Ivan Cappelluti, Nicoletta Ratti</i>	

A3L-D DIGITAL CIRCUITS II

A 0.0027-mm² 9.5-Bit 50-MS/s All-Digital A/D Converter TAD in 65-nm Digital CMOS.....	247
<i>Takamoto Watanabe, Shigenori Yamauchi, Tomohito Terasawa</i>	
Optimum Clock Slope for Flip-Flops Within a Clock Domain: Analysis and a Case Study	251
<i>Massimo Alioto, Elio Consoli, Gaetano Palumbo</i>	

A3L-E POWER SYSTEMS AND POWER ELECTRONIC CIRCUITS I

Scoring Criteria for the Selection of Capacitors in DC to DC Converters Design	255
<i>Andrea Cantillo, Antonietta De Nardo, Nicola Femia, Walter Zamboni</i>	
Efficient LED Driver with an Adaptive Reference Tracking Technique	259
<i>Chun-Yu Hsieh, Young-Sheng Wei, Ke-Horng Chen, Tseng-Chun Lin</i>	
A Unified Model for Filter Capacitor Constraints in DC to DC Switching Converters Design	263
<i>Andrea Cantillo, Antonietta De Nardo, Nicola Femia, Walter Zamboni</i>	
Integrated Stabilized Photovoltaic Energy Harvester	267
<i>Massimo Ferri, Daria Pinna, Piero Malcovati, Enrico Dallago, Giulio Ricotti</i>	

A3L-F WLAN AND WiMAX

MAC Protocol Implementation in RF-MIMO WLAN	271
<i>Zoran Stamenkovic, Emilija Miletic, Milos Obrknezev, Klaus Tittelbach-Helmrich</i>	
Integration of WLAN, UMTS and WiMAX in 4G.....	275
<i>Amel Haji, Asma Ben Letaifa, Sami Tabbane</i>	
VLSI Implementation of a Multi-Standard MIMO Symbol Detector for 3GPP LTE and WiMAX	279
<i>Di Wu, Johan Eilert, Rizwan Asghar, Dake Liu, Qun Ge</i>	
Methodology of a System Level Design for a Cognitive Radio Receiver “Application for IEEE 802.22 Standard”	283
<i>Rami Ben Amira, Dorra Ayadi, Ines Kammoun, Mourad Loulou</i>	

A3L-G DIGITAL SIGNAL PROCESSING II

Programmable Motion Estimation Architecture	287
<i>Anargyros Drolapas, George Lentaris, Dionysios Reisis</i>	
Discretization Methods of Fractional Parallel PID Controllers.....	291
<i>Mohamad Adnan Al-Alaoui</i>	
Power Efficient Architecture for Motion Estimation Using the QSDS-DIC Algorithm	295
<i>Marcelo Porto, Sergio Bampi, João Altermann, Eduardo Costa</i>	
Robust Estimation of LP Parameters in White Noise with Unknown Variance.....	299
<i>Abdelaziz Trabelsi, Mounir Boukadoum, Francois-Raymond Boyer</i>	

A3L-H SPECIAL SESSION: ASYNCHRONOUS CIRCUITS AND SYSTEMS

Asynchronous Design: a Promising Paradigm for Electronic Circuits and Systems	303
<i>Eslam Yahya, Laurent Fesquet</i>	
The Amulet Chips: Architectural Development for Asynchronous Microprocessors	307
<i>Jim Garside, Steve Furber, Steve Temple, Viv Woods</i>	

Current Trends in High-Level Synthesis of Asynchronous Circuits	311
<i>Jens Sparsø</i>	
Updates on the Potential of Clock-Less Logics to Strengthen Cryptographic Circuits Against Side-Channel Attacks	315
<i>Sylvain Guilley, Sumanta Chaudhuri, Laurent Sauvage, Jean-Luc Danger, Taha Beyrouthy, Laurent Fesquet</i>	
On the Trade-Off Between Resolution Time and Delay Times in Bistable Circuits	319
<i>Mohammed Alshaikh, David Kinniment, Alex Yakovlev</i>	

B1L-A FILTERS AND VOLTAGE REFERENCES I

Multi-Mode Baseband Transmit Path for EDGE, TD-SCDMA, and WCDMA in 45-nm CMOS	323
<i>Rolf Becker, Vinzenz Maurer, Roland Rytter</i>	
A Low-Dropout Regulator with Smooth Peak Current Control (SPCC) Topology for Over Current Protection	327
<i>Chun-Yu Hsieh, Chih-Yu Yang, Ke-Horng Chen</i>	
A 250MHz Gm-C Filter Using Negative Current Feedback OTAs	331
<i>Tien-Yu Lo, Chih-Lung Kuo, Chung-Chih Hung, Chi-Hsiang Lo</i>	
A Low-Voltage Low-Power Comparator with Current-Controlled Dynamically-Biased Preamplifiers for DCM Buck Regulators	335
<i>Hoi Lee</i>	
A 1.21V, 100Ma, 0.1µf-10µf Output Capacitor Low Drop-Out Voltage Regulator for SoC Applications	339
<i>Annajirao Garimella, Paul Furth</i>	

B1L-B POWER AMPLIFIERS

Comparative Study of Recent Advances in Power Amplification Devices and Circuits for Wireless Communication Infrastructure	343
<i>Oualid Hammi, Fadhel Ghannouchi</i>	
Performance Assessment of RF Power Amplifier Memory Polynomial Models Under Different Signal Statistics	347
<i>Chokri Jebali, Ali Gharsallah, Noureddine Boulefflen, Fadhel M. Ghannouchi</i>	
A Low-Power 0.4-22GHz CMOS Cascode Distributed Amplifier for Optical Communication Systems	351
<i>Kimia Taghizadeh Ansari, Mustapha C E Yagoub, Calvin Plett</i>	
Improved Inverse Class-E Matching Network for Microwave High Power Amplifiers	355
<i>Mohamed Gamal El Din, Bernd Geck, Hermann Eul</i>	

B1L-C NYQUIST-RATE DATA CONVERTERS

A New Architecture for Low-Power High-Speed Pipelined ADCs Using Double-Sampling and Opamp-Sharing Techniques	359
<i>Sahel Abdinia, Mohammad Yavari</i>	
Synthesis of Complex Subband Hybrid Filter Banks A/D Converters Using Adaptive Filters	363
<i>Zhiguo Song, Caroline Lelandais-Perrault, Philippe Benabes</i>	
Analysis of the Linearity of Pipelined ADC Due to Capacitor Non-Linearity	367
<i>Mehdi Saberi, Reza Lotfi</i>	
A Low Power 0.13µm ADC for Drift Chambers	371
<i>Stefano D'Amico, Marcello De Matteis, Franco Grancagnolo, Marco Panareo, Roberto Perrino, Gabriele Chiodini, Alessandro Corvaglia, G. Cocciolo, Andrea Baschiroto</i>	
A Low-Power Architecture for Integrating Analog-to-Digital Converters	375
<i>Ehsan Rahiminejad, Reza Lotfi</i>	

B1L-D DIGITAL FILTERS AND FPGA

A Design Methodology for High-Performance and Low-Leakage Fixed-Point Transpose FIR Filters	379
<i>Dimitris Bekiaris, Sotiris Xydis, George Economakos, Kiamal Pekmestzi</i>	
Efficient Mapping on FPGA of Convolution Computation Based on Combined CSA-CPA Accumulator	383
<i>Carlos Moreno, Francisco Quiles, Manuel Ortiz, Maria Brox, Javier Hormigo, Julio Villalba, Emilio L. Zapata</i>	

Exploring Performance-Power Trade-Offs for Look-Up Tables in SRAM-Based FPGAs	387
<i>Pedro Echeverría, Marisa López-Vallejo, Walter Bolognesi, Carlos López-Barrio</i>	
Two Level Decomposition Based Matrix Multiplication for FPGAs	391
<i>Shuli Gao, Dhamin Al-Khalili, Nouredine Chabini</i>	
Unbalanced FIFO Sorting for FPGA-Based Systems	395
<i>Rui Marcelino, Horácio Neto, João Cardoso</i>	

B1L-E SIMULATION AND MODELING

Optical NoC Design-Parameters Exploration and Analysis	399
<i>Atef Allam, Ian O'Connor, Emmanuel Drouard, Fabien Mieyeville, Alberto Scandurra</i>	
A Multi Level Functional Verification of Multistage Interconnection Network for MPSOC	403
<i>Yassine Aydi, Ramzi Tligue, Maïssa Elleuch, Mohamed Abid, Jean-Luc Dekeyser</i>	
Sensitivity Based Parameter Reduction for Statistical Analysis of Circuit Performance	407
<i>Ning Chen, Bing Li, Ulf Schlichtmann</i>	
On the Accuracy of Elmore-Based Delay Models	411
<i>Glauco Santos, Tiago Reimann, Marcelo Johann, Ricardo Reis</i>	
Structurally Synthesized Multiple Input BDDs for Simulation of Digital Circuits	415
<i>Raimund Ubar, Dmitri Mironov, Jaan Raik, Artur Jutman</i>	

B1L-F CIRCUITS AND SYSTEMS FOR COMMUNICATIONS I

General Synthesis Method for Cylindrical Antenna Arrays for Directive and Conformal Pattern	419
<i>Hussein Rammal, Charif Olleik, Najib Fadlallah, Mohamed Rammal, Patrick Vaudon</i>	
Steering an Adaptive Antenna Array by LMS Algorithm	423
<i>L. Gargouri, Ridha Ghayoula, Najib Fadlallah, Ali Gharsallah, Mohamed Rammal</i>	
Multi-User Multiple Antenna Systems in Up-Link OFDM Communications	427
<i>Nicolae Chiurtu, Jaouhar Ayadi</i>	
Improvement Technique of Channel Estimation in OFDM-MIMO Systems	431
<i>Yosra Mlayeh, Fatma Rouissi, Fethi Tlili, Adel Ghazel</i>	
A Novel CMOS All-Pass Tunable Phase Shifter	435
<i>Ali Mohammadi, Adib Abrishamifar, Ahmad Ayatollahi</i>	

B1L-G NANOELECTRONICS AND GIGASCALE SYSTEMS I

Modelling and Analysis of Scaled MOSFET Devices and Circuit Simulation	439
<i>Mustafa El-Muradi, Mohamed El-Mansouri</i>	
Discussion on the Performances of Hybrid SET-MOSFET Voltage Controlled Oscillators	443
<i>Wei Xuan, Francis Calmon, Nicolas Baboux, Abdelkader Souifi</i>	
Reconfigurable Nanoscale Logic Cells : a Comparison Study	447
<i>Pierre-Emmanuel Gaillardon, Fabien Clermidy, Ian O'Connor, Renaud Daviot</i>	

B1L-H NONLINEAR CIRCUITS AND SYSTEMS AND NEURAL NETWORKS

A Dilated LMI Approach to Robust H Infinity Static State Feedback Controller Synthesis	451
<i>Kamel Dabboussi, Jalel Zrida</i>	
A Chattering Free Control Approach Based on Dynamical Multi-Sliding Surfaces	455
<i>Kamel Ben Hamouda, Anis Sellami, Mekki Ksouri</i>	
Optimized Joint NARX ANN - Embedded Processor Design Methodology	459
<i>Rafael Trapani Possignolo, Omar Hammami</i>	

B2P-J DIGITAL CIRCUITS AND VLSI SYSTEMS

Fundamental Logics Based on Two Phase Clocked Adiabatic Static CMOS Logic	463
<i>Nazrul Anuar, Yasuhiro Takahashi, Toshikazu Sekine</i>	
FPGA Implementation of I2C & SPI Protocols: a Comparative Study	467
<i>Abdelkrim Kamel Oudjida, M.L. Berrandjia, R. Tiar, A. Liacha, K. Tahraoui</i>	

B2P-K TRANSMITTERS AND RECEIVERS II

Study of Different Pulse Waveforms and Performance of TH-PPM Ultra Wideband Systems in Multipath and Multi-User Environments Simultaneously	471
<i>Moez Hizem, Ridha Bouallegue</i>	
A Digital Cartesian Feedback Path Design for 2.4GHz ISM Band Standards	475
<i>Jan Zeleny, Patrick Wurm, Pierre Vincent, Andreas Kaiser</i>	
VCO Phase Noise Trade-Offs in PLL Design for DVB-T/H Receivers	479
<i>Nikolay Tchamov, Jukka Rinne, Ville Syrjälä, Mikko Valkama, Yaning Zou, Markku Renfors</i>	
A New Time-Based Architecture for Serial Communication Links	483
<i>Mostafa Rashdan, Abdel Yousif, James Haslett, Brent Maundy</i>	

B2P-L CIRCUITS AND SYSTEMS FOR COMMUNICATIONS III

Spectral Purity Analysis of Integer-N PLL	487
<i>Tapio Rapinoja, Kari Stadius, Jussi Ryyänänen</i>	
Novel Behavioral DAC Modeling Technique for WirelessHD System Specification	491
<i>Malek Naoues, Dominique Morche, Cedric Dehos, Rim Barrak, Adel Ghazel</i>	
A Complete Behavioral System Model for a Novel Phase Shifter Technique	495
<i>Francesco Cannone, Giuseppe Coviello, Gianfranco Avitabile</i>	
Prefilter Bandwidth Effects on the Sequential Symbol Synchronizers Based on Pulse Comparison	499
<i>Antonio Reis, Jose Rocha, Atilio Gameiro, Jose Carvalho</i>	
Time Delay Digital Tanlock Loop with Linearized Phase Detector	503
<i>Mahmoud Al-Qutayri, Saleh Al-Araji, Omar Al-Ali, Nader Anani</i>	

B2P-M NONLINEAR CIRCUITS AND SYSTEMS II

Real Time Hardware Implementation of a New Duffing's Chaotic Attractor	507
<i>Said Sadoudi, Mohamed Azzaz, Camel Tanougast, Abbas Dandache</i>	
Generation of FARIMA(0,Alpha,0) Sequences by Recursive Filtering: Testing for Self-Similarity	511
<i>Mohamed Reda Lakehal, Youcef Ferdi, Abdelmalik Taleb-Ahmed</i>	
Control of Saturated Systems with Sliding Mode	515
<i>Borhen Torchani, Anis Sellami, Radhi M'hiri, Germain Garcia</i>	
A Novel Hybrid Photovoltaic/Wave Energy Utilization System for Island Electricity	519
<i>Adel Sharaf, Mohamed El-Sayed</i>	

B2P-N SENSORY SYSTEMS AND MEMS II

Novel Linearizer for Tangent/Cotangent Converter	523
<i>Mohieddine Benammar, Mohamed Bagher, Mohamed Al Kaisi</i>	
Avalanche Photodiodes for High Energy Particle Tracking in 130 nm CMOS Technology	527
<i>Anna Arbat, Angel Dièguez, David Gascon, Juan Trenado, Lluís Garrido</i>	
A MEMS-Based Vacuum Sensor with a PLL Frequency-to-Voltage Converter	531
<i>Karim Allidina, Mohammad Taghvaei, Frederic Nabki, Paul-Vahe Cicek, Mourad El-Gamal</i>	
SPICE Model for Piezoelectric Bender Generators	535
<i>Luigi Pinna, Ravinder Dahiya, Maurizio Valle</i>	

B3L-A ANALOG TECHNIQUES I

A Glitch-Corrector Circuit for Low-Spur ADPLLs	539
<i>Marco Zanuso, Salvatore Levantino, Davide Tasca, Daniele Raiteri, Carlo Samori, Andrea Lacaita</i>	
A New Linear Voltage-to-Current Converter with Threshold Voltage Compensation for Analog Circuits Applications in Polycrystalline Silicon TFT Process	543
<i>Ilias Pappas, Christoforos Theodorou, Stylianos Siskos, Charalambos Dimitriadis</i>	
An All-Digital Architecture for Low-Jitter Regulated Delay Lines	547
<i>Salvatore Levantino, Marco Zanuso, Davide Tasca, Carlo Samori, Andrea Lacaita</i>	
A Multiplexer-Based Digital Passive Linear Counter (PLINCO)	551
<i>Skyler Weaver, Benjamin Hershberg, Pavan Kumar Hanumolu, Un-Ku Moon</i>	

A 40mW Pseudo-Differential 200MHz Analog Video Pre-Processing for HDTV Flat-Panel Displays	555
<i>Martin Trojer, Ulrich Gaier, Mauro Cleris, Peter Pridnig, Wolfgang Pribyl</i>	

B3L-B LNA, MIXERS AND FILTERS

Reduction Parasitic Capacitance in Switching Stage RF-CMOS Gilbert Mixer for 2.4 GHz Application	559
<i>Soheil Ziabakhsh, Mahyar Nirouei, Alireza Saberhari, Hosein Alavi Rad</i>	
Noise Optimization of a Wideband Capacitive Shunt-Shunt Feedback LNA Design Suitable for Software-Defined Radio	563
<i>Marnus Weststrate, Saurabh Sinha</i>	
Low-Power Digitally-Controlled Variable Gain LNA with High Isolation for Sub-GHz ISM Bands	567
<i>Mathieu Périn, Olivier Aymard, Sébastien Darfeuille, Patrice Gamand, Corinne Berland</i>	
A Dual Mode 2.4-GHz CMOS Low Noise Amplifier Employing Body Biasing	571
<i>Aya Mabrouki, Thierry Taris, Yann Deval, Jean-Baptiste Begueret</i>	
A Power Optimized Transconductance Amplifier and its Application to a 6th Order Lowpass GmC Filter	575
<i>Francis Chan Wai Po, Emeric De Foucauld, Dominique Morche, Pierre Vincent, Renzo Dal Molin, Pascal Pons, Regis Pierquin, Eric Kerherve</i>	

B3L-C SPECIAL SESSION: CIRCUITS AND SYSTEMS FOR MEDICAL DEVICES

A Low-Area Power-Efficient CMOS Active Rectifier for Wirelessly Powered Medical Devices	579
<i>Saeid Hashemi, Mohamad Sawan, Yvon Savaria</i>	
Integration of Polypyrrole Microactuators and Organic Optoelectronic Devices for Lab-on-Chip Applications	583
<i>Ricardo Izquierdo, Florent Lefevre, Steen Schougaard, Muthukumaran Packirisam, Ashwin Acharya</i>	
Application of Phased Array Systems to Deep Brain Stimulation	587
<i>Virgilio Valente, Andreas Demosthenous, Richard Bayford</i>	

B3L-D MICROPROCESSORS AND MEMORIES

Multithread RISC Architecture Based on Programmable Interleaved Pipelining	591
<i>Andrzej Pulka, Adam Milik</i>	
A Case Study of Improving at-Speed Testing Coverage of a Gigahertz Microprocessor	595
<i>Zichu Qi, Hui Liu, Xiangku Li, Jun Xu, Weiwu Hu</i>	
A Radiation Hardened 512 kbit SRAM in 180 nm CMOS Technology	599
<i>Cristiano Calligaro, Valentino Liberali, Alberto Stabile</i>	
High Level Modelling and Performance Evaluation of Address Mapping in NAND Flash Memory	603
<i>Walid Lafi, Didier Lattard, Ahmed Jerraya</i>	
An Improved Comparison Circuit for Low Power Pre-Computation-Based Content-Addressable Memory Designs	607
<i>Yu-Ting Pai, Chia-Han Lee, Shanq-Jang Ruan, Edwin Naroska</i>	

B3L-E DESIGN AUTOMATION

Degradation-Aware Analog Design Flow for Lifetime Yield Analysis and Optimization	611
<i>Xin Pan, Helmut Graeb</i>	
Analysis and Diagnosis of Multiple Simultaneous Defects	615
<i>Aymen Ladhar, Mohamed Masmoudi</i>	
A Novel Algorithm to Extract Open Defects from Industrial Designs	619
<i>Aymen Ladhar, Mohamed Masmoudi</i>	
Framework for Statistical Design of a Flip-Flop	623
<i>Sayed Alireza Sadrossadat, Mino Mirsaeedi, Kumaraswamy Ponnambalam, Mohab Anis</i>	

B3L-F TRANSMITTERS AND RECEIVERS I

Transmit Processing with Low Resolution D/A-Converters	627
<i>Amine Mezghani, Rafik Ghiat, Josef A. Nossek</i>	

Development of Baseband Processing SoC with Ultrahigh-Speed QAM Modem and Broadband Radio System for Demonstration Experiment Thereof	631
<i>Kazuya Kojima, Yasuhiro Toriyama, Toru Taniguchi, Masaya Miyahara, Akira Matsuzawa</i>	
System Design of Bandpass Sampling RF Receivers	635
<i>Luis Lolis, Michael Pelissier, Carolyn Bernier, Dominique Dallet, Jean-Baptiste Bégueret</i>	
Clock Recovery for a 40 Gb/s QPSK Optical Receiver	639
<i>Naim Ben-Hamida, John Sitch, Phillip Flemke, Daniel Pollex, Peter Schvan, Yuriy Greshishchev, Shing-Chi Wang, Chris Falt</i>	

B3L-G MULTIMEDIA SYSTEMS

Development of Aroma-Card Based Soundless Olfactory Display	643
<i>Dong Wook Kim, Yeong Hee Cho, Kazushi Nishimoto, Yusuke Kawakami, Susumu Kunifuji, Hiroshi Ando</i>	
NoC Topology Exploration for Mobile Multimedia Applications	647
<i>Andreas Lankes, Andreas Herkersdorf, Sören Sonntag, Helmut Reinig</i>	
A Multitransform Architecture for the H.264/AVC Standard and its Design Space Exploration	651
<i>Felipe Sampaio, Robson Dornelles, Daniel Palomino, Gabriel Siedler, Marcel Corrêa, Luciano Agostini</i>	

C1L-A ANALOG SIGNAL PROCESSING

Translinear Signal Processing Circuits in Standard CMOS FPA	655
<i>Luis Martinez-Alvarado, Jordi Madrenas, Daniel Fernandez</i>	
A New Procedure and Driver to Control Brushless Micromotors	659
<i>Oscar Alonso, Lluis Freixas, Angel Diéguez</i>	
Application of Combining Classifiers for Text-Independent Speaker Identification	663
<i>Siwar Zribi Boujelbene, Dorra Ben Ayed Mezghani, Nouredine Ellouze</i>	
Design of an Integrated Analog Controller for a Class-D Audio Amplifier	667
<i>Jochen Verbrughe, Maarten De Bock, Pieter Rombouts</i>	

C1L-B OSCILLATORS, VCO AND PLL

A Method Reducing the Time of RF Test for Coupled Resonator Filters	671
<i>Walaa Sahyoun, Philippe Benech, Jean-Marc Duchamp, G. Parat, P. Ancey</i>	
Wideband 2.5 GHz VCO with Active Inductance in a 0.25 μm CMOS Technology	675
<i>Abdelkrim Medjahdi, Francis Calmon</i>	
Power Efficient Multimodulus Programmable Frequency Divider with Half-Integer Division Ratio Step Size	679
<i>Shengyang Wang, Jiafeng Zhu, Zhihua Qu, Jianhui Wu</i>	
Digital Self-Aware Charge Pump Calibration Technique for Frequency Synthesizers	683
<i>Anna Dixon, Mohammed Ismail, Jad Atallah</i>	
A 312GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology	687
<i>Yang Lin, David Kotecki</i>	

C1L-C DATA CONVERSION AND MIXED-SIGNAL TECHNIQUES

A 16-Bit, 150-μW, 1-KS/s ADC with Hybrid Incremental and Cyclic Conversion Scheme	691
<i>Luca Rossi, Steve Tanner, Pierre-André Farine</i>	
A Flexible Resonance-Based Cascade Sigma Delta Modulator with Simplified Cancellation Logic	695
<i>Alonso Morgado, Rocío Del Río, José Manuel de la Rosa</i>	
Optimum Selection of Capacitive Array for Multibit Sigma-Delta Modulators Without DEM	699
<i>Hervé Caracciolo, Selcuk Talay, Franco Maloberti</i>	
Improved Clock-Phase Generator Based on Self-Biased CMOS Logic for Time-Interleaved SC Circuits	703
<i>Michael Figueiredo, Tomasz Michalak, Joao Goes, Luis Gomes, Pawel Sniatala</i>	
Low Phase-Noise VCO Utilizing NMOS Symmetric Load for Frequency-Based Delta-Sigma Modulators	707
<i>Tuan Vu Cao, Dag T. Wisland, Tor Sverre Lande, Farshad Moradi</i>	

C1L-D VLSI SYSTEMS I

Evaluating the Performance of a Configurable, Extensible VLIW Processor in FFT Execution	711
<i>David Stevens, Nick Glynn, Panagiotis Galiatsatos, Vassilios Chouliaras, Dionysios Reisis</i>	
Hardware Implementation and Power Analysis of HWT for Medical Imaging	715
<i>Abdul Naser Sazish, Mhd Saeed Sharif, Abbas Amira</i>	
Dynamic Voltage Scaling Based on Supply Current Tracking Using Fuzzy Logic Controller	719
<i>Hamid Reza Pourshaghghi, Jose Pineda de Gyvez</i>	
Estimation of Energy Performance in Computing Platforms	723
<i>Houman Zarrabi, Asim Al-Khalili, Yvon Savaria</i>	
A Fast Architecture for Exhaustive Search Block Matching Algorithm with MPEG-4 Applications	727
<i>Mohammed Sayed</i>	

C1L-E LAYOUT GENERATION AND OPTIMIZATION

Placement and Routing Techniques to Improve Delay Balance of WDDL Netlist in MFPGA	731
<i>Emna Amouri, Hayder Mrabet, Zied Marrakchi, Habib Mehrez</i>	
Layout Exploration of Geometrically Accurate Arithmetic Circuits	735
<i>Kasyab Parmesh Subramaniyan, Emil Axelsson, Per Larsson-Edefors, Mary Sheeran</i>	
ADISI- an Efficient Tool for the Automatic Design of Integrated Spiral Inductors	739
<i>Pedro Pereira, Helena Fino, Fernando Coito, Mário Ventim-Neves</i>	
A Post-Layout Optimization Method with Automatic Device Type Selection for BiCMOS Analog Circuits	743
<i>Torsten Reich, Boyko Dimov, Christian Lang, Volker Boos, Eckhard Hennig</i>	

C1L-F CIRCUITS AND SYSTEMS FOR COMMUNICATIONS II

A CMOS Amplitude Detector for RF-BIST and Calibration	747
<i>Sleiman Bou Sleiman, Mohammed Ismail</i>	
Reducing Handoff Blocking Probability in Fourth Generation Wireless Networks	751
<i>Faouzi Zarai, I. Smaoui, L. Kamoun, Mohammad M. Banat</i>	
Low Power 4 x 5-Gb/s VCSEL Driver Array in 0.13-μm CMOS	756
<i>Anh Tuan Phan, Tuan Vu Cao</i>	
Implementing the FTT-L Protocol with ZigBee	760
<i>Pedro Silva, Paulo Bartolomeu, José Fonseca</i>	

C1L-G COMMUNICATIONS AND VISUAL SIGNAL PROCESSING I

Fairness and Throughput Optimization in Wireless Mesh Networks	764
<i>Mieso Denko, Mohammad Obaidat</i>	
On-Chip Data Compression for I.R. Image Sensors	768
<i>Tristan Thabuis, Patrick Villard, Marc Belleville, Gilles Sicard, Frederic Pistone, Patrick Maillart, Gilbert Decaens</i>	
Trust Management in Opportunistic Pervasive Healthcare Systems	772
<i>Mieso Denko, Isaac Woungang, Mohammad Obaidat</i>	
A Gigabit UDP/IP Network Stack in FPGA	776
<i>Fernando Luis Herrmann, Guilherme Perin, Josue Paulo Jose de Freitas, Rafael Bertagnolli, Joao Baptista Dos Santos Martins</i>	

C2P-J DESIGN AUTOMATION AND CAD

Fuzzy-Set Based Approach to Compute Optimum Sizes of Voltage Followers	780
<i>Georgina Flores-Becerra, Said Polanco-Martagon, Esteban Tlelo-Cuautle</i>	
A Semi – Symbolic Method of Electronic Circuit Design by Pole and Zero Distribution Optimization Using Time - Constants Approximation	784
<i>Franciszek Balik</i>	
A Cells and I/O Pins Partitioning Refinement Algorithm for 3D VLSI Circuits	788
<i>Sandro Sawicki, Gustavo Wilke, Marcelo Johann, Ricardo Reis</i>	
Symbolic Formulation Method for Mixed-Mode Analog Circuits Using Nullors	792
<i>Esteban Tlelo-Cuautle, Elyoenai Martinez-Romero, Carlos Sanchez-Lopez, Sheldon X D Tan</i>	

A Q-Enhanced LC Bandpass Filter Using CAIRO+	796
<i>Diomadson Belfort, Nicolas Beilleau, Hassan Aboushady, Marie-Minerve Lou�rat, Sebastian Catunda</i>	

C2P-K DIGITAL SIGNAL PROCESSING AND MULTIMEDIA SYSTEMS

A New Simply-Designed Scalar Quantizer Adaptable for Any Distribution	800
<i>Chaouki Diab, Mohamad Oueidat</i>	
Complexity Reductions in Unrolled CORDIC Architectures	804
<i>Peter Nilsson</i>	
Toward an Optimal Residual Frame Coding for DWT Based Video Codec	808
<i>S. Cheikhrouhou, Y. Ben Jamaa, A. Samet, M. A. Ben Ayed, N. Masmoudi</i>	
Extended Design of Equiripple Comb FIR Filters	812
<i>Pavel Zahradnik, Miroslav Vlcek</i>	
Voice Singer Detection in Polyphonic Music	816
<i>Hassan Ezzaidi, Mohammed Bahoura</i>	

C2P-L NANO-ELECTRONICS AND GIGASCALE SYSTEMS II

Mapping Method of Reconfigurable Cell Matrices Based on Nanoscale Devices Using Inter-Stage Fixed Interconnection Scheme	820
<i>Pierre-Emmanuel Gaillardon, Fabien Clermidy, Ian O'Connor, Junchen Liu, Renaud Daviot</i>	
Two-Dimensional Analytical Threshold Voltage Model for Nanoscale Graded Channel Gate Stack DG MOSFETs	824
<i>Mohamed Amir Abdi, Fay�al Djefal, M. Meguellati, D. Arar</i>	

C2P-M POWER SYSTEMS AND POWER ELECTRIC CIRCUITS II

Predictive Control of Standalone Brushless DC Generators	828
<i>Gianluca Gatto, Ignazio Marongiu, Alessandro Serpi, Aldo Perfetto</i>	
A Framework for Offline Optimization of Energy Consumption in Real Time Multiprocessor System-on-Chip	832
<i>Muhammad Khurram Bhatti, C�cile Belleudy, Michel Auguin</i>	
Modeling and Simulation of Electrical Vehicle in VHDL-AMS	836
<i>Karim Jaber, Brahim Ben Saleh, Ahmed Fakhfakh, Rafik Neji</i>	

C2P-N COMMUNICATIONS AND VISUAL SIGNAL PROCESSING II

Using Matlab and Simulink in SystemC Verification Environment by JPEG Algorithm	840
<i>Walid Hassairi, Moncef Bousselmi, Mohamed Abid, Carlos Valderrama Sakuyama</i>	
Low-Cost Bayer to RGB Bilinear Interpolation with Hardware-Aware Median Filter	844
<i>Jesus M. Perez, Pablo Sanchez, Marcos Martinez</i>	
Comparison of the WLAN's Security Functions Time Consumption	848
<i>Jaroslav Kadlec, Radek Kuchta, Radimir Vrba</i>	
Turbo Channel Estimation for an Orthogonal Space-Time Coded System on Fast Time-Varying Channels	852
<i>Fathi Teyeb, Ines Kammoun</i>	

C3L-A SENSOR READ-OUT CIRCUITS

RTS Noise Impact in CMOS Image Sensors Readout Circuit	856
<i>Philippe Martin-Gonthier, Pierre Magnan</i>	
Stability Considerations in a New Interface Circuit for Inductive Position Sensors	860
<i>Mohammad Reza Nabavi, Stoyan Nihtianov</i>	
A 0.13�m CMOS VGA for Drift Chambers	864
<i>Stefano D'Amico, Marcello De Matteis, Franco Grancagnolo, Marco Panareo, Roberto Perrino, Gabriele Chiodini, Alessandro Corvaglia, G. Cocciolo, Andrea Baschirotto</i>	
Signal-to-Noise Ratio Evaluation for Embedded Wireless Sensor Nodes: a Novel Methodology	868
<i>Leonardo Barboni, Maurizio Valle</i>	

C3L-B BIOMEDICAL CIRCUITS AND SYSTEMS I

Design of a CMOS Closed-Loop System Useful for Bio-Impedance Measurements	872
<i>Alberto Yufera, Adoración Rueda</i>	
Low-Noise Single-Chip Potentiostat for Nano-Bio-Electrochemistry Over a 1MHz Bandwidth	876
<i>Marco Carminati, Giorgio Ferrari, Filippo Guagliardo, Marco Farina, Marco Sampietro</i>	

C3L-C SPECIAL SESSION: SILICON MILLIMETRE-WAVE TECHNOLOGIES AND APPLICATIONS

Silicon Millimeter-Wave Technologies and Circuits	880
<i>John Long, Yi Zhao, Wei Chan, Kachun Kwok, Yanyu Jin, Dixian Zhao</i>	
Circuits and System Simulations for 100Gb/s Optical SCM Transmission	884
<i>Michael Salter, Duncan Platt, Lars Pettersson, Lars Aspenyr, Mingquan Bao</i>	
A Combined 4-Bit Quadrature Digital to Analog Converter/Mixer for Millimeter-Wave Applications	888
<i>Axel Flament, Philippe Lombard, Bruno Stefanelli, Andreas Kaiser, Andreia Cathelin</i>	
Millimeter-Waves Building Block Design Methodology in BiCMOS Technology	892
<i>Thierry Taxis, Y. Deval, R.R. Severino, C. Ameziane, D. Belot, J.-B. Begueret</i>	
Millimeter-Wave Passive Components on Silicon for Wireless Communication Applications	896
<i>Yi Zhao, Yanyu Jin, Marco Spirito, John Long</i>	

C3L-D VLSI SYSTEMS II

A HW/SW Mixed Mechanism to Improve the Dependability of a Stack Processor	900
<i>Mohsin Amin, Fabrice Monteiro, Camille Diou, Abbas Ramazani, Abbas Dandache</i>	
Elliptic Curve Point Multiplication in GF(2ⁿ) Using Polynomial Residue Arithmetic	904
<i>Dimitrios Schinianakis, Athanasios Kakarountas, Thanos Stouraitis, Alexander Skavantzios</i>	
A New RC Design for Mixed-Grain Based Dynamically Reconfigurable Architectures	908
<i>Eduardo Rhod, Luca Sterpone, Luigi Carro</i>	
Performance Measurements of Synchronization Mechanisms on 16PE NOC Based Multi-Core with Dedicated Synchronization and Data NOC	912
<i>Guangye Tian, Omar Hammami</i>	

C3L-E ANALOG DESIGN AUTOMATION

Analog Design Migration: An Overview	916
<i>Mohamed Dessouky</i>	
A New Methodology for Constraint-Driven Layout Design of Analog Circuits	920
<i>Ammar Nassaj, Jens Lienig, Goeran Jerke</i>	
Design Flow for the Generation of Optimized FIR Filters	924
<i>Vagner Rosa, Fabio Daitx, Eduardo Costa, Sergio Bampi</i>	

C3L-F COMMUNICATIONS

Multi-Pulse/Single-Pulse Design for Maximizing SIR in Partially Equalized OFDM Systems Over Highly Dispersive Channels	928
<i>Mahmoud Bellili, Larbi Ben Hadj Slama, Mohamed Siala</i>	
A New Scheme for Preamble Detection and Frequency Acquisition in OFDM Systems	932
<i>Leila Najjar, Mohamed Siala</i>	
Amplify and Forward Relaying Optimization for Uplink CDMA Communications Subject to Constant Multiple Access Interference Cost	936
<i>Naoufel Debbabi, Sami Chtourou, Ines Kammoun, Mohamed Siala</i>	
Optimal Training Sequence Length for Soft Iterative Channel Estimation	940
<i>Imed Hadj-Kacem, Noura Sellami, Lotfi Kamoun</i>	
Performance Improvement of UWB Autocorrelation Receivers by Minimizing the Energy Capture Time	944
<i>Tamas Krebesz, Geza Kolumban, Francis C.M. Lau, Chi K. Tse</i>	
Author Index	