2009 IEEE International Conference on Computer Design

(ICCD 2009)

Lake Tahoe, California, USA
4 – 7 October 2009

IEEE Catalog Number: CFP09ICD-PRT
ISBN: 978-1-4244-5029-9

Table of Contents

Session I.

Session 1.1. Disruptive Computing Technology
Session Chair: Davia J Lu, Intel Corporation

Imperfection-Immune Carbon Nanotube Digital VLSI *(invited talk)* 1
Nishant Patil, Subhasish Mitra

Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography *(invited talk)* 2
Nada Amin, William Thies, Saman Amarasinghe

Reincarnate Historic Systems On FPGA with Novel Design Methodology *(invited talk)* 10
Naohiko Shimizu

Session 1.2. Advances in Timing Analysis and Optimization
Session Chair: Stephan Wong, TU Delft

Automatic Synthesis of Computation Interference Constraints for Relative Timing Verification 16
Yang Xu, Ken Stevens

Symmetrical Buffer Placement in Clock Trees for Minimal Skew Immune to Global On-chip Variations 23
Renshen Wang, Takumi Okamoto, Chung-Kuan Cheng

Statistical Timing Analysis based on simulation of Lithographic process . . 29
Aswin Sreedhar, Sandip Kundu

Session 1.3. System Power and Thermal Issues
Session chair: Xiaoyao Liang, NVIDIA

Compiler-Directed Leakage Reduction in Embedded Microprocessors 35
Soumyaroop Roy, Nagarajan Ranganathan, Srinivas Katkoori

Efficient Calibration of Thermal Models based on Application Behavior . . 41
Youngwoo Ahn, Inchoon Yeo, Riccardo Bettati

Using Checksum to Reduce Power Consumption of the Display System for Low-Motion Content 47
Kyungtae Han, Zhen Fang, Richard Forand, Paul Diefenbaugh, Ravi Iyer, Donald Newell

Session II.

Session 2.1. Keynote Series: Disruptive Computing Design

A Disruptive Computer Design Idea: Architectures with Repeatable Timing *(invited talk)* 54
Stephen Edwards, Sungjun Kim, Edward Lee, Isaac Liu, Hiren Patel, Martin Schoeberl

Algorithmic Approach to Designing an Easy-To-Program System: Can It Lead to a HW-Enhanced Programmerâs Workflow Add-On? *(invited talk)* 60
Uzi Vishkin

Session 2.2. Hierarchical Testing and Design for Test
Session chair: Prab Varma, Blue Pearl Software

Quality Improvement and Cost Reduction Using Statistical Outlier Methods 64
Amit Nahar, Kenneth Butler, John Carulli, Charles Weinberger

Test-Wrapper Optimization for Embedded Cores in TSV-Based Three-Dimensional SOCs 70
Brandon Noia, Krishnendu Chakrabarty, Yuan Xie

Hierarchical Parametric Test Metrics Estimation: A Sigma-Delta Converter BIST Case-Study 78
Matthieu Dubois, Haralampos-G. Stratigopoulos, Salvador Mir

Design and Test Strategies for Microarchitectural Post-Fabrication Tuning 84
Xiaoyao Liang, Benjamin Lee, Gu-Yeon Wei, David Brooks

Impact Analysis of Performance Faults in Modern Microprocessors 91
Naghmeh Karimi, Michail Maniatakos, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris

A Robust Pulse-triggered Flip-Flop based Enhanced Scan Cell Design . . . 97
Rajesh Kumar, Kalyana Bollapalli, Rajesh Garg, Tarun Soni, Sunil Khatri

Session 2.3. Clocking, Synchronization and Interconnect
Session chair: Nestoras Tzartzanis, Apple

Enabling Resonant Clock Distribution with Scaled On-Chip Magnetic Inductors 103
Saurabh Sinha, Wei Xu, Jyothi Velamala, Tawab Dastagir, Bertan Bakkaloglu, Hongbin Yu, Yu Cao

A Flexible Communication Scheme for Rationally-Related Clock Frequencies 109
Jean-Michel Chabloz, Ahmed Hemani

VariPipe: Low-overhead Variable-clock Synchronous Pipelines 117
Navid Toosizadeh, Safwat G. Zaky, Jianwen Zhu

N-way Ring and Square Arbiters 125
Masashi Imai, Tomohiro Yoneda, Takashi Nanya

On-chip Bidirectional Wiring for Heavily Pipelined Systems using Network Coding 131
Kalyana Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil Khatri

Session III.

Session 3.1. Energy Efficient Architectures
Session chair: Allen Cheng, University of Pittsburgh

WHOLE: A Low Energy I-Cache with Separate Way History 137
Zichao Xie, Dong Tong, Xu Cheng

Reducing Dynamic Power Dissipation in Pipelined Forwarding Engines .. 144
Weirong Jiang, Viktor Prasanna

A Power-aware Hybrid RAM-CAM Renaming Mechanism for Fast Recovery 150
Salvador Petit, Rafael Ubal, Julio Sahuquillo, Pedro LÃpez

Resource Sharing of Pipelined Custom Hardware Extension for Energy-efficient Application-specific Instruction Set Processor Design 158
Hai Lin, Yunsi Fei

Deterministic Clock Gating to Eliminate Wasteful Activity in Out-of-Order Superscalar Processors due to Wrong Path Instructions 166
Nasir Mohyuddin, Kimish Patel, Massoud Pedram

Session 3.2. System Level Test and Verification
Session chair: Kapila Udawatta, Intel Corporation

Real-time, Unobtrusive, and Efficient Program Execution Tracing with Stream Caches and Last Stream Predictors 173
Vladimir Uzelac, Aleksandar Milenkovic, Milena Milenkovic, Martin Burtscher

A Distributed Concurrent On-Line Test Scheduling Protocol for Many-Core NoC-Based Systems 179
Jason Lee, Praveen Bhojwani, Rabi Mahapatra

Transaction-Based Debugging of System-on-Chips with Patterns 186
Amir Masoud Gharehbaghi, Masahiro Fujita

A New Verification Method for Embedded Systems 193
Robert Thacker, Chris Myers, Kevin Jones, Scott Little

A Hierarchical Approach Towards System Level Static Timing Verification of SoCs 201
Rupsa Chakraborty, Dipanwita Roy Chowdhury

Session 3.3. Synthesis and Optimization under Reliability Constraints
Session chair: Mehdi Tahoori, Northeastern University

Timing Variation-Aware High-Level Synthesis Considering Accurate Yield Computation 207
Jongyoon Jung, Taewhan Kim

Fault-Tolerant Synthesis using Non-Uniform Redundancy 213
Keven Woo, Matthew Guthaus

Low-Overhead Error Detection for Networks-on-Chip 219
Amit Berman, Idit Keidar

Reliable 3D Stacked Power Distribution Considering Substrate Coupling . 225
Amirali Shayan Arani, Xiang Hu, A. Ege Engin, Xiaoming Chen, Mikhail Popovich, Wanping Zhang, Chung-Kuan Cheng

Interconnect Performance Corners considering Crosstalk Noise 231
Ravikishore Gandikota, David Blaauw, Dennis Sylvester

Session IV.

Session 4.1. High Performance Architecture and Advanced Memory
Session chair: Sung Woo Chung, Korea University, Korea

Reducing Register File Size through Instruction Pre-Execution Enhanced by Value Prediction 238
Yusuke Tanaka, Hideki Ando

Reusing cached schedules in an out-of-order processor with in-order issue logic 246
Oscar Palomar, Toni Juan, Juan J. Navarro

3D GPU Architecture using Cache Stacking: Performance, Cost, Power and Thermal analysis 254
Ahmed Al Maashri, Guangyu Sun, Xiangyu Dong, Vijay Narayanan, Yuan Xie

Extending Data Prefetching to Cope with Context Switch Misses 260
Suleyman Sair, Hanyu Cui

The Salvage Cache: A fault-tolerant cache architecture for next-generation memory technologies 268
Cheng-kok Koh, Weng-Fai Wong, Yiran Chen, Hai Li

Session 4.2. Memory and Processors
Session chair: John Kim, Cray/Northwestern University

LRU-PEA: A Smart Replacement Policy for Non-Uniform Cache Architectures on Chip Multiprocessors 275
Javier Lira, Carlos Molina, Antonio GonzÃlez

Avoiding Cache Thrashing due to Private Data Placement in Last-level Cache For Manycore Scaling 282
Jiayuan Meng, Kevin Skadron

SHIELDSTRAP: Making Secure Processors Truly Secure 289
Siddhartha Chhabra, Brian Rogers, Yan Solihin

Rapid Early-Stage Microarchitecture Design Using Predictive Models 297
Christophe Dubach, Timothy Jones, Michael O'Boyle

Efficient Binary Translation System with Low Hardware Cost 305
Weiwu Hu, Qi Liu, Jian Wang, Songsong Cai, Menghao Su, Xiaoyu Li

Session 4.3. Disruptive Trends in Test and Verification (Invited)
Session chair: Rathish Jayabharathi, Intel Corporation

Defect-Based Test Optimization for Analog/RF Circuits for Near-Zero DPPM Applications *(invited talk)* 313
Sule Ozev, Ender Yilmaz

Iterative Built-In Testing and Tuning of Mixed-Signal/RF Systems *(invited talk)* 319
Abhijit Chatterjee

Testing Bio-chips *(invited talk)* 327
Krishnendu Chakrabarty

Framework for Massively Parallel Testing at Wafer and Package Test *(invited talk)* 328
Altug Hakan Baba, Kee Sup Kim

Online Multiple Error Detection in Crossbar Nano-architectures *(invited talk)* 335
Navid Farazmand, Mehdi Tahoori

Best Paper Session.

Session chairs: Sofiene Tahar (Concordia University), Georgi Gaydadjiev (Delft University of Technology)

Adaptive Online Testing for Efficient Hard Fault Detection 343
Shantanu Gupta, Amin Ansari, Shuguang Feng, Scott Mahlke

FinFET-based Dynamic Power Management of On-chip Interconnection Networks through Adaptive Back-gate Biasing 350
Chun-Yi Lee, Niraj K. Jha

Analysis and Optimization of Pausible Clocking based GALS Design 358
Xin Fan, Milos Krstic, Eckhard Grass

Reliable Cache Design with Detection of Gate Oxide Breakdown Using BIST 366
Fahad Ahmed, Linda Milor

Session V.

Session 5.1. Logic and Memory Design
Session chair: Amy Novak,AMD

Efficient Architectures for Elliptic Curve Cryptographic Processors for RFID 372
Lawrence Leinweber, Christos Papachristou, Francis G. Wolff

Multiplier-less and Table-less Linear Approximation for Square and Square-root 378
In-Cheol Park, Tae-Hwan Kim

On improving the algorithmic robustness of a low-power FIR filter 384
Sourabh Khire, Saibal Mukhopadhyay

Pragmatic Design of Gated-diode FinFET DRAMs 390
Ajay Bhoj, Niraj Jha

Empirical Performance Models for 3T1D Memories 398
Kristen Lovin, Benjamin Lee, Xiaoyao Liang, David Brooks, Gu-Yeon Wei

Session 5.2. Application-optimized Systems
Session chair: Pradip Bose, IBM

ColSpace: Towards Algorithm/Implementation Co-Optimization 404
Jiawei Huang, John Lach

A Novel SoC Architecture on FPGA for Ultra Fast Face Detection 412
Chun He, Alexandros Papakonstantinou, Deming Chen

Accelerating Mobile Augmented Reality on a Handheld Platform 419
Seung eEun Lee, Yong Zhang, Zhen Fang, Sadagopan Srinivasan, Ravi Iyer, Donald Newell

Session VI.

Session 6.1. Novel Approaches to Synthesis and Simulation
Session chair: Masahiro Fujita, University of Tokyo

Optical Lithography Simulation using Wavelet Transform 427
Rance Rodrigues, Aswin Sreedhar, Sandip Kundu

Computational Bit-width Allocation for Operations in Vector Calculus .. 433
Adam Kinsman, Nicola Nicolici

Topology-Driven Cell Layout Migration with Collinear Constraints 439
De-Shiun Fu, Ying-Zhih Chaung, Yen-Hung Lin, Yih-Lang Li

A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips 445
Tsung-Wei Huang, Tsung-Yi Ho

Accurate Estimation of Vector Dependent Leakage Power in the Presence of Process Variations 451
Romana Fernandes, Ranga Vemuri

Session 6.2. System Level Influence on Architecture
Session chair: Hai Li, Polytechnic Institute of NYU

Code Density Concerns for New Architectures 459
Vincent Weaver, Sally McKee

Performance Analysis of Decimal Floating-Point Libraries and Its Impact on Decimal Hardware and Software Solutions 465
Michael J Anderson, Chuck Tsen, Liang-Kai Wang, Katherine Compton, Michael J Schulte

The Impact of Liquid Cooling on 3D Multi-Core Processors 472
Hyung Beom Jang, Ikroh Yoon, Cheol Hong Kim, Seungwon Shin, Sung Woo Chung

Intra-Vector SIMD Instructions for Core Specialization 479
Cor Meenderinck, Ben Juurlink

A High Throughput FFT Processor with no Multipliers 485
Shakeel Syed Abdulla, Nam Haewoon, Mark McDermott, Jacob Abraham

Session 6.3. Low Voltage and Low Power
Session chair: Lars Svensson, Chalmers

Panoptic DVS: A Fine-Grained Dynamic Voltage Scaling Framework for Energy Scalable CMOS Design 491
Mateja Putic, Liang Di, Benton H. Calhoun, John C. Lach

3D Simulation and Analysis of the Radiation Tolerance of Voltage Scaled Digital Circuits 498
Rajesh Garg, Sunil Khatri

A Radiation Tolerant Phase Locked Loop Design for Digital Electronics .. 505
Rajesh Kumar, Vinay Karkala, Rajesh Garg, Tanuj Jindal, Sunil Khatri

A PLL Design based on a Standing Wave Resonant Oscillator 511
Vinay Karkala, Kalyana Bollapalli, Rajesh Garg, Sunil Khatri

Mid-range Wireless Energy Transfer Using Inductive Resonance for Wireless Sensors 517
Bozena Kaminska, Shahrzad Jalali Mazlouman, Alireza Mahanfar

A Technology-Agnostic Simulation Environment (TASE) for Iterative Custom IC Design Across Processes 523
Satyanand Nalam, Mudit Bhargava, Kyle Ringgenberg, Ken Mai, Benton Calhoun

Author index