

2009 IEEE International Conference on Computer Design (ICCD 2009)

**Lake Tahoe, California, USA
4 – 7 October 2009**



**IEEE Catalog Number: CFP09ICD-PRT
ISBN: 978-1-4244-5029-9**

Table of Contents

Session I.

Session 1.1. Disruptive Computing Technology

Session Chair: Davia J Lu, Intel Corporation

Imperfection-Immune Carbon Nanotube Digital VLSI (<i>invited talk</i>)	1
<i>Nishant Patil, Subhasish Mitra</i>	
Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography (<i>invited talk</i>)	2
<i>Nada Amin, William Thies, Saman Amarasinghe</i>	
Reincarnate Historic Systems On FPGA with Novel Design Methodology (<i>invited talk</i>)	10
<i>Naohiko Shimizu</i>	

Session 1.2. Advances in Timing Analysis and Optimization

Session Chair: Stephan Wong, TU Delft

Automatic Synthesis of Computation Interference Constraints for Relative Timing Verification	16
<i>Yang Xu, Ken Stevens</i>	
Symmetrical Buffer Placement in Clock Trees for Minimal Skew Immune to Global On-chip Variations	23
<i>Renshen Wang, Takumi Okamoto, Chung-Kuan Cheng</i>	
Statistical Timing Analysis based on simulation of Lithographic process	29
<i>Aswin Sreedhar, Sandip Kundu</i>	

Session 1.3. System Power and Thermal Issues

Session chair: Xiaoyao Liang, NVIDIA

Compiler-Directed Leakage Reduction in Embedded Microprocessors	35
<i>Soumyaroop Roy, Nagarajan Ranganathan, Srinivas Katkoori</i>	
Efficient Calibration of Thermal Models based on Application Behavior	41
<i>Youngwoo Ahn, Inchoon Yeo, Riccardo Bettati</i>	

Using Checksum to Reduce Power Consumption of the Display System for Low-Motion Content	47
<i>Kyungtae Han, Zhen Fang, Richard Forand, Paul Diefenbaugh, Ravi Iyer, Donald Newell</i>	

Session II.

Session 2.1. Keynote Series: Disruptive Computing Design

A Disruptive Computer Design Idea: Architectures with Repeatable Timing (<i>invited talk</i>)	54
<i>Stephen Edwards, Sungjun Kim, Edward Lee, Isaac Liu, Hiren Patel, Martin Schoeberl</i>	

Algorithmic Approach to Designing an Easy-To-Program System: Can It Lead to a HW-Enhanced Programmer’s Workflow Add-On? (<i>invited talk</i>)	60
<i>Uzi Vishkin</i>	

Session 2.2. Hierarchical Testing and Design for Test

Session chair: Prab Varma, Blue Pearl Software

Quality Improvement and Cost Reduction Using Statistical Outlier Methods	64
<i>Amit Nahar, Kenneth Butler, John Carulli, Charles Weinberger</i>	

Test-Wrapper Optimization for Embedded Cores in TSV-Based Three-Dimensional SOCs	70
<i>Brandon Noia, Krishnendu Chakrabarty, Yuan Xie</i>	

Hierarchical Parametric Test Metrics Estimation: A Sigma-Delta Converter BIST Case-Study	78
<i>Matthieu Dubois, Haralampos-G. Stratigopoulos, Salvador Mir</i>	

Design and Test Strategies for Microarchitectural Post-Fabrication Tuning	84
<i>Xiaoyao Liang, Benjamin Lee, Gu-Yeon Wei, David Brooks</i>	

Impact Analysis of Performance Faults in Modern Microprocessors	91
<i>Naghmeah Karimi, Michail Maniatakos, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris</i>	

A Robust Pulse-triggered Flip-Flop based Enhanced Scan Cell Design ...	97
<i>Rajesh Kumar, Kalyana Bollapalli, Rajesh Garg, Tarun Soni, Sunil Khatri</i>	

Session 2.3. Clocking, Synchronization and Interconnect

Session chair: Nestoras Tzartzanis, Apple

Enabling Resonant Clock Distribution with Scaled On-Chip Magnetic Inductors	103
<i>Saurabh Sinha, Wei Xu, Jyothi Velamala, Tawab Dastagir, Bertan Bakkaloglu, Hongbin Yu, Yu Cao</i>	
A Flexible Communication Scheme for Rationally-Related Clock Frequencies	109
<i>Jean-Michel Chabloz, Ahmed Hemani</i>	
VariPipe: Low-overhead Variable-clock Synchronous Pipelines	117
<i>Navid Toosizadeh, Safwat G. Zaky, Jianwen Zhu</i>	
N-way Ring and Square Arbiters	125
<i>Masashi Imai, Tomohiro Yoneda, Takashi Nanya</i>	
On-chip Bidirectional Wiring for Heavily Pipelined Systems using Network Coding	131
<i>Kalyana Bollapalli, Rajesh Garg, Kanupriya Gulati, Sunil Khatri</i>	

Session III.

Session 3.1. Energy Efficient Architectures

Session chair: Allen Cheng, University of Pittsburgh

WHOLE: A Low Energy I-Cache with Separate Way History	137
<i>Zichao Xie, Dong Tong, Xu Cheng</i>	
Reducing Dynamic Power Dissipation in Pipelined Forwarding Engines . .	144
<i>Weirong Jiang, Viktor Prasanna</i>	
A Power-aware Hybrid RAM-CAM Renaming Mechanism for Fast Recovery	150
<i>Salvador Petit, Rafael Ubal, Julio Sahuquillo, Pedro Lopez</i>	
Resource Sharing of Pipelined Custom Hardware Extension for Energy-efficient Application-specific Instruction Set Processor Design	158
<i>Hai Lin, Yunsi Fei</i>	
Deterministic Clock Gating to Eliminate Wasteful Activity in Out-of-Order Superscalar Processors due to Wrong Path Instructions	166
<i>Nasir Mohyuddin, Kimish Patel, Massoud Pedram</i>	

Session 3.2. System Level Test and Verification

Session chair: Kapila Udawatta, Intel Corporation

Real-time, Unobtrusive, and Efficient Program Execution Tracing with Stream Caches and Last Stream Predictors	173
<i>Vladimir Uzelac, Aleksandar Milenkovic, Milena Milenkovic, Martin Burtscher</i>	
A Distributed Concurrent On-Line Test Scheduling Protocol for Many-Core NoC-Based Systems	179
<i>Jason Lee, Praveen Bhojwani, Rabi Mahapatra</i>	
Transaction-Based Debugging of System-on-Chips with Patterns	186
<i>Amir Masoud Gharehbaghi, Masahiro Fujita</i>	
A New Verification Method for Embedded Systems	193
<i>Robert Thacker, Chris Myers, Kevin Jones, Scott Little</i>	
A Hierarchical Approach Towards System Level Static Timing Verification of SoCs	201
<i>Rupsa Chakraborty, Dipanwita Roy Chowdhury</i>	
Session 3.3. Synthesis and Optimization under Reliability Constraints	
Session chair: Mehdi Tahoori, Northeastern University	
Timing Variation-Aware High-Level Synthesis Considering Accurate Yield Computation	207
<i>Jongyoon Jung, Taewhan Kim</i>	
Fault-Tolerant Synthesis using Non-Uniform Redundancy	213
<i>Keven Woo, Matthew Guthaus</i>	
Low-Overhead Error Detection for Networks-on-Chip	219
<i>Amit Berman, Idit Keidar</i>	
Reliable 3D Stacked Power Distribution Considering Substrate Coupling .	225
<i>Amirali Shayan Arani, Xiang Hu, A. Ege Engin, Xiaoming Chen, Mikhail Popovich, Wanping Zhang, Chung-Kuan Cheng</i>	
Interconnect Performance Corners considering Crosstalk Noise	231
<i>Ravikishore Gandikota, David Blaauw, Dennis Sylvester</i>	

Session IV.

Session 4.1. High Performance Architecture and Advanced Memory

Session chair: Sung Woo Chung, Korea University, Korea

Reducing Register File Size through Instruction Pre-Execution Enhanced by Value Prediction	238
<i>Yusuke Tanaka, Hideki Ando</i>	
Reusing cached schedules in an out-of-order processor with in-order issue logic	246
<i>Oscar Palomar, Toni Juan, Juan J. Navarro</i>	
3D GPU Architecture using Cache Stacking: Performance, Cost, Power and Thermal analysis	254
<i>Ahmed Al Maashri, Guangyu Sun, Xiangyu Dong, Vijay Narayanan, Yuan Xie</i>	
Extending Data Prefetching to Cope with Context Switch Misses	260
<i>Suleyman Sair, Hanyu Cui</i>	
The Salvage Cache: A fault-tolerant cache architecture for next-generation memory technologies	268
<i>Cheng-kok Koh, Weng-Fai Wong, Yiran Chen, Hai Li</i>	
Session 4.2. Memory and Processors	
Session chair: John Kim, Cray/Northwestern University	
LRU-PEA: A Smart Replacement Policy for Non-Uniform Cache Architectures on Chip Multiprocessors	275
<i>Javier Lira, Carlos Molina, Antonio González</i>	
Avoiding Cache Thrashing due to Private Data Placement in Last-level Cache For Manycore Scaling	282
<i>Jiayuan Meng, Kevin Skadron</i>	
SHIELDSTRAP: Making Secure Processors Truly Secure	289
<i>Siddhartha Chhabra, Brian Rogers, Yan Solihin</i>	
Rapid Early-Stage Microarchitecture Design Using Predictive Models	297
<i>Christophe Dubach, Timothy Jones, Michael O'Boyle</i>	
Efficient Binary Translation System with Low Hardware Cost	305
<i>Weiwu Hu, Qi Liu, Jian Wang, Songsong Cai, Menghao Su, Xiaoyu Li</i>	
Session 4.3. Disruptive Trends in Test and Verification	
(Invited)	
Session chair: Rathish Jayabharathi, Intel Corporation	
Defect-Based Test Optimization for Analog/RF Circuits for Near-Zero DPPM Applications (<i>invited talk</i>)	313
<i>Sule Ozev, Ender Yilmaz</i>	

Iterative Built-In Testing and Tuning of Mixed-Signal/RF Systems <i>(invited talk)</i>	319
<i>Abhijit Chatterjee</i>	
Testing Bio-chips <i>(invited talk)</i>	327
<i>Krishnendu Chakrabarty</i>	
Framework for Massively Parallel Testing at Wafer and Package Test <i>(invited talk)</i>	328
<i>Altug Hakan Baba, Kee Sup Kim</i>	
Online Multiple Error Detection in Crossbar Nano-architectures <i>(invited talk)</i>	335
<i>Navid Farazmand, Mehdi Tahoori</i>	

Best Paper Session.

Session chairs: Sofiene Tahar (Concordia University), Georgi Gaydadjiev (Delft University of Technology)

Adaptive Online Testing for Efficient Hard Fault Detection	343
<i>Shantanu Gupta, Amin Ansari, Shuguang Feng, Scott Mahlke</i>	
FinFET-based Dynamic Power Management of On-chip Interconnection Networks through Adaptive Back-gate Biasing	350
<i>Chun-Yi Lee, Niraj K. Jha</i>	
Analysis and Optimization of Pausible Clocking based GALS Design	358
<i>Xin Fan, Milos Krstic, Eckhard Grass</i>	
Reliable Cache Design with Detection of Gate Oxide Breakdown Using BIST	366
<i>Fahad Ahmed, Linda Milor</i>	

Session V.

Session 5.1. Logic and Memory Design

Session chair: Amy Novak,AMD

Efficient Architectures for Elliptic Curve Cryptographic Processors for RFID	372
<i>Lawrence Leinweber, Christos Papachristou, Francis G. Wolff</i>	
Multiplier-less and Table-less Linear Approximation for Square and Square-root	378
<i>In-Cheol Park, Tae-Hwan Kim</i>	

On improving the algorithmic robustness of a low-power FIR filter	384
<i>Sourabh Khire, Saibal Mukhopadhyay</i>	
Pragmatic Design of Gated-diode FinFET DRAMs	390
<i>Ajay Bhoj, Niraj Jha</i>	
Empirical Performance Models for 3T1D Memories	398
<i>Kristen Lovin, Benjamin Lee, Xiaoyao Liang, David Brooks, Gu-Yeon Wei</i>	

Session 5.2. Application-optimized Systems

Session chair: Pradip Bose, IBM

ColSpace: Towards Algorithm/Implementation Co-Optimization	404
<i>Jiawei Huang, John Lach</i>	
A Novel SoC Architecture on FPGA for Ultra Fast Face Detection	412
<i>Chun He, Alexandros Papakonstantinou, Deming Chen</i>	
Accelerating Mobile Augmented Reality on a Handheld Platform	419
<i>Seung eEun Lee, Yong Zhang, Zhen Fang, Sadagopan Srinivasan, Ravi Iyer, Donald Newell</i>	

Session VI.

Session 6.1. Novel Approaches to Synthesis and Simulation

Session chair: Masahiro Fujita, University of Tokyo

Optical Lithography Simulation using Wavelet Transform	427
<i>Rance Rodrigues, Aswin Sreedhar, Sandip Kundu</i>	
Computational Bit-width Allocation for Operations in Vector Calculus . .	433
<i>Adam Kinsman, Nicola Nicolici</i>	
Topology-Driven Cell Layout Migration with Collinear Constraints	439
<i>De-Shiun Fu, Ying-Zhih Chaung, Yen-Hung Lin, Yih-Lang Li</i>	
A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips	445
<i>Tsung-Wei Huang, Tsung-Yi Ho</i>	
Accurate Estimation of Vector Dependent Leakage Power in the Presence of Process Variations	451
<i>Romana Fernandes, Ranga Vemuri</i>	

Session 6.2. System Level Influence on Architecture

Session chair: Hai Li, Polytechnic Institute of NYU

Code Density Concerns for New Architectures	459
<i>Vincent Weaver, Sally McKee</i>	
Performance Analysis of Decimal Floating-Point Libraries and Its Impact on Decimal Hardware and Software Solutions	465
<i>Michael J Anderson, Chuck Tsen, Liang-Kai Wang, Katherine Compton, Michael J Schulte</i>	
The Impact of Liquid Cooling on 3D Multi-Core Processors	472
<i>Hyung Beom Jang, Ikroh Yoon, Cheol Hong Kim, Seungwon Shin, Sung Woo Chung</i>	
Intra-Vector SIMD Instructions for Core Specialization	479
<i>Cor Meenderinck, Ben Juurlink</i>	
A High Throughput FFT Processor with no Multipliers	485
<i>Shakeel Syed Abdulla, Nam Haewoon, Mark McDermott, Jacob Abraham</i>	

Session 6.3. Low Voltage and Low Power

Session chair: Lars Svensson, Chalmers

Panoptic DVS: A Fine-Grained Dynamic Voltage Scaling Framework for Energy Scalable CMOS Design	491
<i>Mateja Putic, Liang Di, Benton H. Calhoun, John C. Lach</i>	
3D Simulation and Analysis of the Radiation Tolerance of Voltage Scaled Digital Circuits	498
<i>Rajesh Garg, Sunil Khatri</i>	
A Radiation Tolerant Phase Locked Loop Design for Digital Electronics . .	505
<i>Rajesh Kumar, Vinay Karkala, Rajesh Garg, Tanuj Jindal, Sunil Khatri</i>	
A PLL Design based on a Standing Wave Resonant Oscillator	511
<i>Vinay Karkala, Kalyana Bollapalli, Rajesh Garg, Sunil Khatri</i>	
Mid-range Wireless Energy Transfer Using Inductive Resonance for Wireless Sensors	517
<i>Bozena Kaminska, Shahrzad Jalali Mazlouman, Alireza Mahanfar</i>	
A Technology-Agnostic Simulation Environment (TASE) for Iterative Custom IC Design Across Processes	523
<i>Satyanand Nalam, Mudit Bhargava, Kyle Ringgenberg, Ken Mai, Benton Calhoun</i>	

Author index