

# **2010 IEEE 16th International Symposium on High Performance Computer Architecture**

**(HPCA)**

**Bangalore, India  
9-14 January 2010**



**IEEE Catalog Number: CFP10013-PRT  
ISBN: 978-1-4244-5658-1**

# TABLE OF CONTENTS

## Keynote Session I (Joint HPCA/PPoP)

<b>Exascale Computing: The Challenges and Opportunities in the Next Decade</b> .....	1
<i>Tilak Agerwala</i>	

## Session 1: Best Paper Nominees

<b>Value Based BTB Indexing for Indirect Jump Prediction</b> .....	2
<i>Muhammad Umar Farooq, Lei Chen, Lizy Kurian John</i>	
<b>Operating System Support for Overlapping-ISA Heterogeneous Multi-core Architectures</b> .....	13
<i>Tong Li, Paul Brett, Rob Knauerhase, David Koufaty, Dheeraj Reddy, Scott Hahn</i>	
<b>Scalable Architectural Support for Trusted Software</b> .....	25
<i>David Champagne, Ruby B. Lee</i>	
<b>ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers</b> .....	37
<i>Yoongu Kim, Dongsu Han, Onur Mutlu, Mor Harchol-Balter</i>	

## Session 2A: Multicore Architectures

<b>Understanding How Off-Chip Memory Bandwidth Partitioning in Chip Multiprocessors Affects System Performance</b> .....	49
<i>Fang Liu, Xiaowei Jiang, Yan Solihin</i>	
<b>LeadOut: Composing Low-Overhead Frequency-Enhancing Techniques for Single-Thread Performance in Configurable Multicores</b> .....	61
<i>Brian Greskamp, Ulya R. Karpuzcu, Josep Torrellas</i>	
<b>LiteTM: Reducing Transactional State Overhead</b> .....	73
<i>Syed Ali Raza Jafri, Mithuna Thottethodi, T. N. Vijaykumar</i>	
<b>A Bandwidth-aware Memory-subsystem Resource Management using Non-invasive Resource Profilers for Large CMP Systems</b> .....	85
<i>Dimitris Kaseridis, Jeffrey Stuecheli, Jian Chen, Lizy K. John</i>	

## Session 2B: Reliability and Energy Efficiency

<b>HARE: Hardware Assisted Reverse Execution</b> .....	96
<i>Ioannis Doudalis, Milos Prvulovic</i>	
<b>Designing a Processor From the Ground Up to Allow Voltage/Reliability Tradeoffs</b> .....	108
<i>Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori</i>	
<b>IADVS: On-demand Performance for Interactive Applications</b> .....	119
<i>Mingsong Bi, Igor Crk, Chris Gniady</i>	
<b>A Hybrid Solid-State Storage Architecture for the Performance, Energy Consumption, and Lifetime Improvement</b> .....	129
<i>Guangyu Sun, Yongsoo Joo, Yibo Chen, Dimin Niu, Yuan Xie, Yiran Chen, Hai Li</i>	

## Panel (Joint with PPoPP)

<b>Extreme Scale Computing: Challenges and Opportunities</b> .....	141
<i>Josep Torrellas, Bill Gropp, Vivek Sarkar, Jaime Moreno, Kunle Olukotun</i>	

## **Keynote Session II (Joint HPCA/PPoP)**

<b>Is Hardware Innovation Over?</b> .....	142
<i>Arvind</i>	

## **Session 3: Memory Systems**

<b>Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing</b> .....	143
<i>Moinuddin K. Qureshi, Michele M. Franceschini, Luis A. Lastras-Montano</i>	
<b>Delay-Hiding Energy Management Mechanisms for DRAM</b> .....	154
<i>Mingsong Bi, Ran Duan, Chris Gniady</i>	

## **Session 4A: Cache Architectures**

<b>UNified Instruction/Translation/Data (UNITD) Coherence: One Protocol to Rule Them All</b> .....	164
<i>Bogdan F. Romanescu, Alvin R. Lebeck, Daniel J. Sorin, Anne Bracy</i>	
<b>StimulusCache: Boosting Performance of Chip Multiprocessors with Excess Cache</b> .....	176
<i>Hyunjin Lee, Sangyeun Cho, Bruce R. Childers</i>	
<b>ESP-NUCA: A Low-cost Adaptive Non-Uniform Cache Architecture</b> .....	188
<i>Javier Merino, Valentin Puente, Jose A. Gregorio</i>	
<b>CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms</b> .....	198
<i>Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravishankar Iyer, Srihari Makineni, Donald Newell, Yan Solihin, Rajeev Balasubramonian</i>	

## **Session 4B: On-Chip Networks and IO**

<b>Towards Scalable, Energy-Efficient, Bus-Based On-Chip Networks</b> .....	210
<i>Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev Balasubramonian</i>	
<b>Simple Virtual Channel Allocation for High Throughput and High Frequency On-Chip Routers</b> .....	222
<i>Yi Xu, Bo Zhao, Youtao Zhang, Jun Yang</i>	
<b>High Performance Network Virtualization with SRIOV</b> .....	233
<i>Yaozu Dong, Xiaowei Yang, Xiaoyong Li, Jianhui Li, Kun Tian, Haibing Guan</i>	
<b>DMA Cache: Using On-Chip Storage to Architecturally Separate I/O Data from CPU Data for Improving I/O Performance</b> .....	243
<i>Dan Tang, Yungang Bao, Weiwu Hu, Mingyu Chen</i>	

## **Session 5A: System Architecture and Performance Evaluation**

<b>Graphite: A Distributed Parallel Simulator for Multicores</b> .....	255
<i>Jason E. Miller, Harshad Kasture, George Kurian, Charles Gruenwald III, Nathan Beckmann, Christopher Celio, Jonathan Eastep, Anant Agarwal</i>	
<b>Interval Simulation: Raising the Level of Abstraction in Architectural Simulation</b> .....	267
<i>Davy Genbrugge, Stijn Eyerman, Lieven Eeckhout</i>	
<b>COMIC++: A Software SVM System for Heterogeneous Multicore Accelerator Clusters</b> .....	279
<i>Jaemin Lee, Jun Lee, Sangmin Seo, Jungwon Kim, Seungkyun Kim, Zehra Sura</i>	

## **Session 5B: Processor Microarchitecture**

<b>BOLT: Energy-Efficient Out-of-Order Latency-Tolerant Execution</b> .....	291
<i>Andrew Hilton, Amir Roth</i>	
<b>SIF: Overcoming the Limitations of SIMD Devices via Implicit Permutation</b> .....	303
<i>Libo Huang, Li Shen, Zhiying Wang, Wei Shi, Nong Xiao, Sheng Ma</i>	
<b>Handling Branches in TLS Systems with Multi-Path Execution</b> .....	315
<i>Polychronis Xekalakis, Marcelo Cintra</i>	

## **Session 6: Industrial Perspectives**

<b>Explaining Cache SER Anomaly Using DUE AVF Measurement</b> .....	327
<i>Arijit Biswas, Charles Recchia, Shubhendu S. Mukherjee, Vinod Ambrose, Leo Chan, Aamer Jaleel, Athanasios E. Papathanasiou, Mike Plaster, Norbert Seifert</i>	
<b>High-Performance Low-Vcc In-Order Core</b> .....	339
<i>Jaume Abella, Pedro Chaparro, Xavier Vera, Javier Carretero, Antonio González</i>	
<b>Architecting for Power Management: The IBM® POWER7™ Approach</b> .....	350
<i>Malcolm Ware, Karthick Rajamani, Michael Floyd, Bishop Brock, Juan C. Rubio, Freeman Rawson, John B. Carter</i>	

## **Session 7: Architectures for Emerging Technologies**

<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b> .....	361
<i>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, Hsien-Hsin S. Lee</i>	
<b>FlexiShare: Channel Sharing for an Energy-Efficient Nanophotonic Crossbar</b> .....	373
<i>Yan Pan, John Kim, Gokhan Memik</i>	
<b>Author Index</b>	