

2010 15th Asia and South Pacific Design Automation Conference

(ASP-DAC 2010)

**Taipei, Taiwan
18-21 January 2010**



IEEE Catalog Number: CFP10ASP-PRT
ISBN: 978-1-4244-5765-6

TABLE OF CONTENTS

A PUF Design for Secure FPGA-Based Embedded Systems.....	1
<i>Jason H. Anderson</i>	
Adaptive Power Management for Real-Time Event Streams	7
<i>Kai Huang, Luca Santinelli, Jian-Jia Chen, Lothar Thiele, Giorgio C. Buttazzo</i>	
An Alternative Polychronous Model and Synthesis Methodology for Model-Driven Embedded Software.....	13
<i>Bijoy A. Jose, Sandeep K. Shukla</i>	
Trace-based Performance Analysis Framework for Heterogeneous Multicore Systems.....	19
<i>Shih-Hao Hung, Chia-Heng Tu, Thean-Siew Soon</i>	
Efficient Model Reduction of Interconnects Via Double Gramians Approximation	25
<i>Boyuan Yan, Sheldon X. -D. Tan, Gengsheng Chen, Yici Cai</i>	
Wideband Reduced Modeling of Interconnect Circuits by Adaptive Complex-Valued Sampling Method.....	31
<i>Hai Wang, Sheldon X. -D. Tan, Gengsheng Chen</i>	
VISA: Versatile Impulse Structure Approximation for Time-Domain Linear Macromodeling.....	37
<i>Chi-Un Lei, Ngai Wong</i>	
An Extension of the Generalized Hamiltonian Method to S-parameter Descriptor Systems.....	43
<i>Zheng Zhang, Ngai Wong</i>	
Simultaneous Slack Budgeting and Retiming for Synchronous Circuits Optimization.....	48
<i>Shenghua Liu, Yuchun Ma, Xianlong Hong, Yu Wang</i>	
A Fast SPF-based Rewiring Technique.....	54
<i>Pongstorn Maidee, Kia Bazargan</i>	
iRetILP: An Efficient Incremental Algorithm for Min-period Retiming Under General Delay Model.....	60
<i>Debasish Das, Jia Wang, Hai Zhou</i>	
Room-Temperature Fuel Cells and Their Integration into Portable and Embedded Systems	67
<i>Naehyuck Chang, Jueun Seo, Donghwa Shin, Younghyun Kim</i>	
Maximizing the Harvested Energy for Micro-power Applications Through Efficient MPPT and PMU Design	73
<i>Hui Shao, Chi-Ying Tsui, Wing-Hung Ki</i>	
Dynamic Power Management in Environmentally Powered Systems.....	79
<i>Clemens Moser, Jian-Jia Chen, Lothar Thiele</i>	
Micro-Scale Energy Harvesting: A System Design Perspective.....	87
<i>Chao Lu, Vijay Raghunathan, Kaushik Roy</i>	
Co-Optimization of Memory Access and Task Scheduling on MPSoC Architectures with Multi-Level Memory	93
<i>Yi He, Chun Jason Xue, Cathy Qun Xu, Edwin H. -M. Sha</i>	
A New Compilation Technique for SIMD Code Generation Across Basic Block Boundaries	99
<i>Hiroaki Tanaka, Yutaka Ota, Nobu Matsumoto, Takuji Hieda, Yoshinori Takeuchi, Masaharu Imai</i>	
LibGALS: A Library for GALS Systems Design and Modeling.....	105
<i>Wei-Tsun Sun, Zoran Salcic, Avinash Malik</i>	
Joint Variable Partitioning and Bank Selection Instruction Optimization on Embedded Systems with Multiple Memory Banks	111
<i>Tiantian Liu, Minming Li, Chun Jason Xue</i>	
On-Chip Power Network Optimization with Decoupling Capacitors and Controlled-ESRs	117
<i>Wanping Zhang, Ling Zhang, Amirali Shayan, Wenjian Yu, Xiang Hu, Zhi Zhu, Ege Engin, Chung-Kuan Cheng</i>	
An Adaptive Parallel Flow for Power Distribution Network Simulation Using Discrete Fourier Transform	123
<i>Xiang Hu, Wenbo Zhao, Peng Du, Amirali Shayan, Chung-Kuan Cheng</i>	
Technique for Controlling Power-Mode Transition Noise in Distributed Sleep Transistor Network	129
<i>Yongho Lee, Taewhan Kim</i>	
A Novel FDTD Algorithm Based on Alternating-Direction Explicit Method with PML Absorbing Boundary Condition	135
<i>Shuichi Aono, Masaki Unno, Hideki Asai</i>	
Speeding Up SoC Virtual Platform Simulation by Data-Dependency-Aware Synchronization and Scheduling	140
<i>Kuen-Huei Lin, Siao-Jie Cai, Chung-Yang (Ric) Huang</i>	

SCGPSim: A Fast SystemC Simulator on GPUs.....	146
<i>Mahesh Nanjundappa, Hiren D. Patel, Bijoy A. Jose, Sandeep K. Shukla</i>	
A Flexible Hybrid Simulation Platform Targeting Multiple Configurable Processors SoC	152
<i>Hao Shen, Frederic Petrot</i>	
A Fast Heuristic Scheduling Algorithm for Periodic ConcurrenC Models	158
<i>Weiwei Chen, Rainer Doemer</i>	
Design of Networks on Chips for 3D Ics	164
<i>Srinivasan Murali, Luca Benini, Giovanni De Micheli</i>	
Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis	166
<i>Paul Falkenstern, Yuan Xie, Yao-Wen Chang, Yu Wang</i>	
Power and Slew-aware Clock Network Design for Through-Silicon-Via (TSV) based 3D Ics.....	172
<i>Xin Zhao, Sung Kyu Lim</i>	
A Novel Si-Tunnel FET Based SRAM Design for Ultra Low-Power 0.3V VDD Applications.....	178
<i>J. Singh, K. Ramakrishnan, S. Mookerjea, S. Datta, N. Vijaykrishnan, D. Pradhan</i>	
CAD Reference Flow for 3D Via-Last Integrated Circuits	184
<i>Chang-Tzu Lin, Ding-Ming Kwai, Yung-Fa Chou, Ting-Sheng Chen, Wen-Ching Wu</i>	
Energy and Performance Driven Circuit Design for Emerging Phase-Change Memory.....	190
<i>Dimin Niu, Yibo Chen, Xiangyu Dong, Yuan Xie</i>	
Current Source Modeling in the Presence of Body Bias.....	196
<i>Saket Gupta, Sachin S. Sapatnekar</i>	
Manifold Construction and Parameterization for Nonlinear Manifold-Based Model Reduction.....	202
<i>Chenjie Gu, Jaijeet Roychowdhury</i>	
A Fast Analog Mismatch Analysis by an Incremental and Stochastic Trajectory Piecewise Linear Macromodel	208
<i>Hao Yu, Xuexin Liu, Hai Wang, Sheldon X. -D. Tan</i>	
Formal Verification of Tunnel Diode Oscillator with Temperature Variations.....	214
<i>Kusum Lata, H. S. Jamadagni</i>	
Constrained Global Scheduling of Streaming Applications on MPSoCs	220
<i>Jun Zhu, Ingo Sander, Axel Jantsch</i>	
Analyzing Impact of Multiple ABB and AVS Domains on Throughput of Power and Thermal-Constrained Multi-Core Processors	226
<i>Jungseob Lee, Shi-Ting Zhou, Nam Sung Kim</i>	
Source-Level Timing Annotation for Fast and Accurate TLM Computation Model Generation	232
<i>Kai-Li Lin, Chen-Kang Lo, Ren-Song Tsay</i>	
Improved On-Chip Router Analytical Power and Area Modeling.....	238
<i>Andrew B. Kahng, Bill Lin, Kamibz Samadi</i>	
Data Learning Based Diagnosis	244
<i>Li -C. Wang</i>	
Post-silicon Debugging for Multi-core Designs	252
<i>Valeria Bertacco</i>	
Low-Cost Design for Repair with Circuit Partitioning.....	256
<i>Kyungho Kim, Byungtae Kang, Dongyun Kim, Sungchul Lee, Juyong Shin, Hyunchul Shin</i>	
On Signal Tracing in Post-Silicon Validation	259
<i>Qiang Xu, Xiao Liu</i>	
CrossRouter: A Droplet Router for Cross-Referencing Digital Microfluidic Biochips	265
<i>Zigang Xiao, Evangeline F. Y. Young</i>	
Optimal Simultaneous Pin Assignment And Escape Routing For Dense PCBs	271
<i>Hui Kong, Tan Yan, Martin D. F. Wong</i>	
CAFE Router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles.....	277
<i>Yukihide Kohira, Atsushi Takahashi</i>	
Obstacle-Aware Longest Path Using Rectangular Pattern Detouring in Routing Grids.....	283
<i>Jin-Tai Yan, Ming-Ching Jhong, Zhi-Wei Chen</i>	
A Performance-Constrained Template-Based Layout Retargeting Algorithm for Analog Integrated Circuits	289
<i>Zheng Liu, Lihong Zhang</i>	
Symmetry-Aware TCG-Based Placement Design Under Complex Multi-Group Constraints for Analog Circuit Layouts	295
<i>Rui He, Lihong Zhang</i>	
Regularity-Orientated Analog Placement with Diffusion Sharing and Well Island Generation	301
<i>Shigetoshi Nakatake, Masahiro Lawakita, Takao Ito, Masahiro Kojima, Michiko Kojima, Kenji Izumi, Tadayuki Habasaki</i>	

A Novel Characterization Technique for High Speed I/O Mixed Signal Circuit Components Using Random Jitter Injection	308
<i>Ji Hwan (Paul) Chun, Jae Wook Lee, Jacob A. Abraham</i>	
Technology Mapping with Crosstalk Noise Avoidance	314
<i>Fang-Yu Fan, Hung-Ming Chen, I-Min Liu</i>	
Fault-Tolerant Resynthesis with Dual-Output LUTs	320
<i>Ju-Yueh Lee, Yu Hu, Rupak Majundar, Lei He, Minming Li</i>	
TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders	326
<i>Kuan-Hsien Ho, Jie-Hong R. Jiang, Yao-Wen Chang</i>	
Multi-Operand Adder Synthesis on FPGAs Using Generalized Parallel Counters	332
<i>Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga</i>	
Checker-Pattern and Shared Two Pixels LOFIC CMOS Image Sensors	338
<i>Yoshiaki Tashiro, Shun Kawada, Shin Sakai, Shigetoshi Sugawa</i>	
A CMOS Image Sensor With 2.0-e⁻ Random Noise and 110-ke⁻ Full Well Capacity Using Column Source Follower Readout Circuits.....	340
<i>Takahiro Kohara, Woonghee Lee, Koichi Mizobuchi, Shigetoshi Sugawa</i>	
Checkered White-RGB Color LOFIC CMOS Image Sensor.....	342
<i>Shun Kawada, Shin Sakai, Yoshiaki Tashiro, Shigetoshi Sugawa</i>	
A Versatile Recognition Processor for Sensor Network Applications	344
<i>Risako Takashima, Yuya Hanai, Yuichi Hori, Tadahiro Kuroda</i>	
A 2-6 GHz Fully Integrated Tunable CMOS Power Amplifier for Multi-Standard Transmitters.....	346
<i>Daisuke Imanishi, Jeeyoung Hong, Kenichi Okada, Akira Matsuzawa</i>	
An Embedded Debugging/Performance Monitoring Engine for a Tile-based 3D Graphics SoC Development.....	348
<i>Liang-Bi Chen, Tsung-Yu Ho, Jui-Cheng Ju, Cheng-Lung Chiang, Chung-Nan Lee, Ing-Jer Huang</i>	
Cascaded Time Difference Amplifier Using Differential Logic Delay Cell.....	350
<i>Shingo Mandai, Toru Nakura, Makoto Ikeda, Kunihiro Asada</i>	
Built-in Self At-Speed Delay Binning and Calibration Mechanism in Wireless Test Platform.....	352
<i>Chen-I Chung, Jyun-Sian Jhou, Ching-Hwa Cheng</i>	
Dynamic Voltage Domain Assignment Technique for Low Power Performance Manageable Cell Based Design	354
<i>Elone Lee, Feng-Tso Chien, Ching-Hwa Cheng, Jui-In Guo</i>	
Adaptive Performance Control with Embedded Timing Error Predictive Sensors for Subthreshold Circuits	356
<i>Hiroshi Fuketa, Masanori Hashimoto, Yukio Mitsuyama, Takao Onoye</i>	
A 60GHz Direct-Conversion Transmitter in 65nm CMOS Technology	358
<i>Naoki Takayama, Kouta Matsushita, Shogo Ito, Ning Li, Kenichi Okada, Akira Matsuzawa</i>	
An Electrically Adjustable 3-Terminal Regulator with Post-Fabrication Level-Trimming Function	360
<i>Hiroyuki Morimoto, Hiroki Koike, Kazuyuki Nakamura</i>	
Fine Resolution Double Edge Clipping with Calibration Technique for Built-In At-Speed Delay Testing	362
<i>Chen-I Chung, Shuo-Wen Chang, Feng-Tso Chien, Ching-Hwa Cheng</i>	
Geyser-1: A MIPS R3000 CPU Core with Fine-grained Run-time Power Gating	364
<i>D. Ikebuchi, N. Seki, Y. Kojima, M. Kamata, L. Zhao, H. Amano, T. Shirai, S. Koyama, T. Hashida, Y. Umahashi, H. Masuda, K. Usami, S. Takeda, M. Namiki, M. Kondo</i>	
A WiMAX Turbo Decoder with Tailbiting BIP Architecture.....	366
<i>Hiroaki Arai, Naoto Miyamoto, Koji Kotani, Hisanori Fujisawa, Takashi Ito</i>	
Temporal Circuit Partitioning for a 90nm CMOS Multi-Context FPGA and its Delay Measurement.....	368
<i>Naoto Miyamoto, Tadahiro Ohmi</i>	
Design and Chip Implementation of an Instruction Scheduling Free Ubiquitous Processor	370
<i>Masa-Aki Fukase, Ryosuke Murakami, Tomoaki Sato</i>	
MUCCRA-3: a Lowpower Dynamically Reconfigurable Processor Array.....	372
<i>Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tunbunheng, Yoshihiro Yasuda, Masayuki Kimura, Hideharu Amano</i>	
Rapid Prototyping on a Structured ASIC Fabric	374
<i>Steve C. L. Yuen, Yan-Qing Ai, Brian P. W. Chan, Thomas C. P. Chau, Sam M. H. Ho, Oscar K. L. Lau, Kong-Pang Pun, Philip H. W. Leong, Oliver C. S. Choy</i>	
A High Performance Low Complexity Joint Transceiver for Closed-Loop MIMO Applications	376
<i>Jian-Lung Tzeng, Chien-Jen Huang, Yu-Han Yuan, Hsi-Pin Ma</i>	
A Fast Symbolic Computation Approach to Statistical Analysis of Mesh Networks with Multiple Sources.....	378
<i>Zhigang Hao, Guoyong Shi</i>	

Minimizing Clock Latency Range in Robust Clock Tree Synthesis	384
<i>Wen-Hao Liu, Yih-Lang Li, Hui-Chi Chen</i>	
Blockage-Avoiding Buffered Clock-Tree Synthesis for Clock Latency-Range and Skew Minimization	390
<i>Xin-Wei Shih, Chung-Chun Cheng, Yuan-Kai Ho, Yao-Wen Chang</i>	
Improved Clock-Gating Control Scheme for Transparent Pipeline	396
<i>Jung Hwan Choi, Byung Guk Kim, Aurobindo Dasgupta, Kaushik Roy</i>	
Scan-Based Attack Against Elliptic Curve Cryptosystems	402
<i>Ryuta Nara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki</i>	
Secure and Testable Scan Design Using Extended de Bruijn Graphs	408
<i>Hideo Fujiwara, Marie Engeline J. Obien</i>	
Correlating System Test Fmax with Structural Test Fmax and Process Monitoring Measurements	414
<i>Janine Chen, Jing Zeng, Li -C. Wang, Michael Mateja</i>	
Guided Gate-level ATPG for Sequential Circuits Using a High-level Test Generation Approach	420
<i>Bijan Alizadeh, Masahiro Fujita</i>	
Optimizing Power and Performance for Reliable On-Chip Networks	426
<i>Aditya Yanamandra, Soumya Eachempati, Niranjan Soundararajan, Vijaykrishnan Narayanan, Mary Jane Irwin, Ramakrishnan Krishnan</i>	
A Low LatencyWormhole Router for Asynchronous On-chip Networks	432
<i>Wei Song, Doug Edwards</i>	
Combined Use of Rising and Falling Edge Triggered Clocks for Peak Current Reduction in IP-Based SoC Designs	439
<i>Tsung-Yi Wu, Tzi-Wei Kao, Shi-Yi Huang, Tai-Lun Li, How-Rern Lin</i>	
Workload Capacity Considering NBTI Degradation in Multi-core Systems	445
<i>Jin Sun, Roman Lyecky, Karthik Shankar, Avinash Kodi, Ahmed Louri, Janet M. Wang</i>	
Design and Verification Methods of Toshiba's Wireless LAN Baseband SoC	451
<i>Masanori Kuwahara</i>	
SOC for Car Navigation System with a 55.3GOPS Image Recognition Engine	458
<i>Hiroyuki Hamasaki, Yasuhiko Hoshi, Atsushi Nakamura, Akihiro Yamamoto, Hideaki Kido, Shoji Muramatsu</i>	
A Dual-MST Approach for Clock Network Synthesis	460
<i>Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham, Evangeline F. Y. Young</i>	
Buffered Clock Tree Sizing for Skew Minimization Under Power and Thermal Budgets	467
<i>Krit Athikulwongse, Xin Zhao, Sung Kyu Lim</i>	
Critical-PMOS-Aware Clock Tree Design Methodology For Anti-Aging Zero Skew Clock Gating	473
<i>Shih-Hsu Huang, Chia-Ming Chang, Wen-Pin Tu, Song-Bin Pan</i>	
Clock Tree Embedding for 3D Ics	479
<i>Tak-Yung Kim, Taewhan Kim</i>	
Improved Weight Assignment for Logic Switching Activity During At-Speed Test Pattern Generation	485
<i>M. -F. Wu, H. -C. Pan, T. -H. Wang, J. -L. Huang, Kun-Han Tsai, Wu-Tung Cheng</i>	
Graph Partition Based Path Selection for Testing of Small Delay Defects	491
<i>Zijian He, Tao Lv, Huawei Li, Xiaowei Li</i>	
Functional and Partially-Functional Skewed-Load Tests	497
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
Emulating and Diagnosing IR-Drop by Using Dynamic SDF	503
<i>Ke Peng, Yu Huang, Ruijing Guo, Wu-Tung Cheng, Mohammad Tehranipoor</i>	
Application-Specific 3D Network-on-Chip Design Using Simulated Allocation	509
<i>Pingqiang Zhou, Ping-Hung Yuh, Sachin S. Sapatnekar</i>	
A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip	515
<i>Wooyoung Jang, David Z. Pan</i>	
Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip	521
<i>Jonas Diemer, Rolf Ernst, Michael Kauschke</i>	
Floorplanning and Topology Generation for Application-Specific Network-on-Chip	527
<i>Bei Yu, Sheqin Dong, Song Chen, Satoshi Goto</i>	
Is 3D Integration an Opportunity or Just a Hype?	533
<i>Jin-Fu Li, Cheng-Wen Wu</i>	
An Industrial Perspective of 3D IC Integration Technology From the Viewpoint of Design Technology	536
<i>Kyu-Myung Choi</i>	
Homogeneous Integration for 3D IC with TSV	538
<i>Ding-Ming Kwai</i>	
Configurable Multi-product Floorplanning	540
<i>Qiang Ma, Martin D. F. Wong, Kai-Yuan Chao</i>	

UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning	546
<i>Jai-Ming Lin, Hsi Hung</i>	
Fixed-outline Thermal-aware 3D Floorplanning	552
<i>Linfu Xiao, Subarna Sinha, Jingyu Xu, Evangeline F. Y. Young</i>	
A Hierarchical Bin-Based Legalizer for Standard-Cell Designs with Minimal Disturbance	559
<i>Yu-Min Lee, Tsung-You Wu, Po-Yi Chiang</i>	
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Exploiting Memory Stall Time Variation	565
<i>Jungsoo Kim, Younghoon Lee, Sungjoo Yoo, Chong-Min Kyung</i>	
Bounded Potential Slack: Enabling Time Budgeting for Dual-Vt Allocation of Hierarchical Design	571
<i>Jun Seomun, Seungwhun Paik, Youngsoo Shin</i>	
Dynamic Power Estimation for Deep Submicron Circuits with Process Variation	577
<i>Quang Dinh, Deming Chen, Martin D. F. Wong</i>	
Runtime Temperature-Based Power Estimation for Optimizing Throughput of Thermal-Constrained Multi-Core Processors	583
<i>Dongkeun Oh, Nam Sung Kim, Charlie Chung Ping Chen, Azadeh Davoodi, Yu Hen Hu</i>	
Managing Verification Error Traces with Bounded Model Debugging	590
<i>Sean Safarpour, Andreas Veneris, Farid Najm</i>	
Automatic Assertion Extraction Via Sequential Data Mining of Simulation Traces	596
<i>Po-Hsien Chang, Li.-C Wang</i>	
Automatic Constraint Generation for Guided Random Simulation	602
<i>Hu-Hsi Yeh, Chung-Yang (Ric) Huang</i>	
A Method for Debugging of Pipelined Processors in Formal Verification by Correspondence Checking	608
<i>Miroslav N. Velev, Ping Gao</i>	
Resilient Design in Scaled CMOS for Energy Efficiency	614
<i>James Tschanz, Keith Bowman, Muhammad Khellah, Chris Wilkerson, Bibiche Geuskens, Dinesh Somasekhar, Arijit Raychowdhury, Jaydeep Kulkarni, Carlos Tokunaga, Shih-Lien Lu, Tanay Karnik, Vivek De</i>	
A Probabilistic Boolean Logic for Energy Efficient Circuit and System Design	615
<i>Lakshmi N. B. Chakrapani, Krishna V. Palem</i>	
A New Graph-Theoretic, Multi-Objective Layout Decomposition Framework for Double Patterning Lithography	623
<i>Jae-Seok Yang, Katrina Lu, Minsik Cho, Kun Yuan, David Z. Pan</i>	
A Robust Pixel-Based RET Optimization Algorithm Independent of Initial Conditions	631
<i>Jinyu Zhang, Wei Xiong, Yan Wang, Zhiping Yu, Min-Chun Tsai</i>	
A New Method to Improve Accuracy of Parasitics Extraction Considering Sub-wavelength Lithography Effects	637
<i>Kuen-Yu Tsai, Wei-Jhieh Hsieh, Yuan-Ching Lu, Bo-Sen Chang, Sheng-Wei Chien, Yi-Chang Lu</i>	
Dead Via Minimization by Simultaneous Routing and Redundant Via Insertion	643
<i>Chih-Ta Lin, Yen-Hung Lin, Guan-Chan Su, Yih-Lang Li</i>	
Statistical Timing Verification for Transparently Latched Circuits Through Structural Graph Traversal	649
<i>Xingliang Yuan, Jia Wang</i>	
A Unified Multi-Corner Multi-Mode Static Timing Analysis Engine	655
<i>Jing-Jia Nian, Shih-Heng Tsai, Chung-Yang (Ric) Huang</i>	
Statistical Time Borrowing for Pulsed-Latch Circuit Designs	661
<i>Seungwhun Paik, Lee-Eun Yu, Youngsoo Shin</i>	
Design Time Body Bias Selection for Parametric Yield Improvement	667
<i>Cheng Zhuo, Yung-Hsu Chang, Dennis Sylvester, David Blaauw</i>	
Minimizing Leakage Power in Aging-Bounded High-level Synthesis with Design Time Multi-V_{th} Assignment	675
<i>Yibo Chen, Yuan Xie, Yu Wang, Andres Takach</i>	
A Global Interconnect Reduction Technique During High Level Synthesis	681
<i>Taemin Kim, Xun Liu</i>	
A Global Interconnect Reduction Technique During High Level Synthesis (No Show)	687
<i>Taemin Kim, Xun Liu</i>	
Incremental High-Level Synthesis	693
<i>Luciano Lavagno, Mototsugu Fujii, Noriyasu Nakayama, Alex Kondratyev, Mitsuru Tatesawa, Yosinori Watanabe, Qiang Zhu</i>	
A High-Level Synthesis Flow for Custom Instruction Set Extensions for Application-Specific Processors	699
<i>Nagaraju Pothineni, Philip Brisk, Paolo Ienne, Anshul Kumar, Kolin Paul</i>	

Computer-Aided Recoding for Multi-Core Systems.....	705
<i>Rainer Dömer</i>	
TLM Automation for Multi-core Design	709
<i>Samar Abdi</i>	
Platform Modeling for Exploration and Synthesis	717
<i>Andreas Gerstlauer, Gunar Schirner</i>	
Application of ESL Synthesis on GSM Edge Algorithm for Base Station	724
<i>Alan P. Su</i>	
Analyzing Electrical Effects of RTA-driven Local Anneal Temperature Variation	730
<i>Vivek Joshi, Kanak Agarwal, Dennis Sylvester, David Blaauw</i>	
Physical Design Techniques for Optimizing RTA-induced Variations	736
<i>Yaoguang Wei, Jiang Hu, Frank Liu, Sachin S. Sapatnekar</i>	
On Confidence in Characterization and Application of Variation Models.....	742
<i>Lerong Cheng, Puneet Gupta, Lei He</i>	
Incremental Solution of Power Grids Using RandomWalks.....	748
<i>Baktash Boghrati, Sachin Sapatnekar</i>	
Efficient Power Grid Integrity Analysis Using On-the-Fly Error Check and Reduction.....	754
<i>Duo Li, Sheldon X.-D. Tan, Ning Mi, Yici Cai</i>	
PS-FPG: Pattern Selection Based Co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization	760
<i>Li Li, Yuchun Ma, Ning Xu, Yu Wang, Xianlong Hong</i>	
Gate Delay Estimation in STA Under Dynamic Power Supply Noise	766
<i>Takaaki Okumura, Fumihiro Minami, Kenji Shimazaki, Kimihiko Kuwada, Masanori Hashimoto</i>	
Parametric Yield Driven Resource Binding in Behavioral Synthesis with Multi-Vth/Vdd Library.....	772
<i>Yibo Chen, Yuan Xie, Yu Wang, Andres Takach</i>	
Optimizing Blocks in an SoC Using Symbolic Code-Statement Reachability Analysis	778
<i>Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo</i>	
High Level Event Driven Thermal Estimation for Thermal Aware Task Allocation and Scheduling	784
<i>Jin Cui, Douglas L. Maskell</i>	
Mapping and Scheduling of Parallel C Applications with Ant Colony Optimization onto Heterogeneous Reconfigurable MPSoCs	790
<i>Fabrizio Ferrandi, Christian Pilato, Donatella Sciuto, Antonino Tumeo</i>	
Possibility of ESLA - Software Centric System Design for Multicore SoC in the Upstream Phase.....	796
<i>Koichiro Yamshita</i>	
Design of Complex Image Processing Systems in ESL	800
<i>Benjamin Carrión Schafer, Ashish Trambadia, Kazutoshi Wakabayashi</i>	
PAC Duo System Power Estimation at ESL	806
<i>Wen-Tsan Hsieh, Jen-Chieh Yeh, Shi-Yu Huang</i>	
A Practice of ESL Verification Methodology from SystemC to FPGA – Using EPC Class-1 Generation-2 RFID Tag Design as an Example	812
<i>W. M. Young, Chua-Huang Huang, Alan P. Su, C. P. Jou, Fu-Lung Hsueh</i>	
Slack Redistribution for Graceful Degradation Under Voltage Overscaling	816
<i>Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori</i>	
Slack Redistribution for Graceful Degradation Under Voltage Overscaling (Update)	823
<i>Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori</i>	
A Decoder-Based Switch Box to Mitigate Soft Errors in SRAM-Based FPGAs	830
<i>Hassan Ebrahimi, Morteza Saheb Zamani, Hamid R. Zarandi</i>	
A Decoder-Based Switch Box to Mitigate Soft Errors in SRAM-Based FPGAs (No Show).....	836
<i>Hassan Ebrahimi, Morteza Saheb Zamani, Hamid R. Zarandi</i>	
On Process-Aware 1-D Standard Cell Design	842
<i>Hongbo Zhang, Martin D. F. Wong, Kai-Yuan Chao</i>	
D-A Converter Based Variation Analysis for Analog Layout Design	847
<i>Bo Liu, Toru Fujimura, Bo Yang, Shigetoshi Nakatake</i>	
Rule-Based Optimization of Reversible Circuits.....	853
<i>Mona Arabzadeh, Mehdi Saeedi, Morteza Saheb Zamani</i>	
Rule-Based Optimization of Reversible Circuits (No Show).....	859
<i>Mona Arabzadeh, Mehdi Saeedi, Morteza Saheb Zamani</i>	
Variation Tolerant Logic Mapping for Crossbar Array Nano Architectures	865
<i>Cihan Tunc, Mehdi B. Tahoori</i>	
Generalised Threshold Gate synthesis Based on AND/OR/NOT Representation of Boolean function	871
<i>Marek A. Bawiec, Maciej Nikodem</i>	

Novel Dual-V_{th} Independent-gate FinFET Circuits	877
<i>Masoud Rostami, Kartik Mohanram</i>	
Hybrid Dynamic Energy and Thermal Management in Heterogeneous Embedded Multiprocessor SoCs	883
<i>Shervin Sharifi, Ayse Kivilcim Coskun, Tajana Simunic Rosing</i>	
Energy Efficient Joint Scheduling and Multi-core Interconnect Design.....	889
<i>Cathy Chun Xu, Chun Jason Xue, Yi He, Edwin H. M. Sha</i>	
Dynamic and Adaptive Allocation of Applications on MPSoC Platforms	895
<i>Andreas Schranzhofer, Jian-Jia Chen, Luca Santinelli, Lothar Thiele</i>	
Cool and Save: Cooling Aware Dynamic Workload Scheduling in Multi-socket CPU Systems	901
<i>Raid Ayoub, Tajana Simunic Rosing</i>	
MPSoC Programming Using the MAPS Compiler	907
<i>Rainer Leupers, Jeronimo Castrillon</i>	
System-level Development of Embedded Software	913
<i>Gunar Schirner, Andreas Gerstlauer, Rainer Domer</i>	

Author Index