

2009 IEEE International Electron Devices Meeting

(IEDM 2009)

**Baltimore, Maryland, USA
7 – 9 December 2009**



IEEE Catalog Number: CFP09IED-PRT
ISBN: 978-1-4244-5639-0

TABLE OF CONTENTS

INVITED PAPERS

1.1 GPU TECHNOLOGY TRENDS AND FUTURE REQUIREMENTS	1
<i>J. Chen</i>	
1.2 PRINTED ORGANIC TRANSISTORS: TOWARD AMBIENT ELECTRONICS	7
<i>T. Someya, T. Sekitani, M. Takamiya, T. Sakurai, U. Zschieschang And H. Klauk</i>	
1.3 NEW PERSPECTIVES FROM MICRO AND NANOTECHNOLOGIES IN HEALTHCARE AND DIAGNOSIS	13
<i>J. Chabbal</i>	

SESSION 2: PROCESS TECHNOLOGY – CMOS JUNCTIONS: ADVANCED ANNEALS AND METROLOGY

2.1 SILICIDE YIELD IMPROVEMENT WITH NIPTSI FORMATION BY LASER ANNEAL FOR ADVANCED LOW POWER PLATFORM CMOS TECHNOLOGY	19
<i>C. Ortolland, E. Rosseel, N. Horiguchi, C. Kerner, S. Mertens, J. Kittl, E. Verleysen, H. Bender, W. Vandervost, A. Lauwers, P. Absil, S. Biesemans, S. Muthukrishnan, S. Srinivasan, A. Mayur, R. Schreutelkamp And T. Hoffmann</i>	
2.2 A STUDY ON MILLISECOND ANNEALING (MSA) INDUCED LAYOUT DEPENDENCE FOR FLASH LAMP ANNEALING (FLA) AND LASER SPIKE ANNEALING (LSA) IN MULTIPLE MSA SCHEME WITH 45 NM HIGH-PERFORMANCE TECHNOLOGY	23
<i>T. Miyashita, T. Kubo, Y. Kim, M. Nishikawa, Y. Tamura, J. Mitani, M. Okuno, T. Tanaka, H. Suzuki, T. Sakata, T. Kodama, T. Itakura, N. Idani, T. Mori, Y. Sambonsugi, A. Shimizu, H. Kurata And T. Futatsugi</i>	
2.3 3D 65NM CMOS WITH 320 C MICROWAVE DOPANT ACTIVATION	27
<i>Y.-J. Lee, Y.-L. Lu, F.-K. Hsueh, K.-C. Huang, C.-C. Wan, T.-Y. Cheng, M.-H. Han, J. Kowalski, J. Kowalski, D. Heh, H.-T. Chuang, Y. Li, T.-S. Chao, C.-Y. Wu And F.-L. Yang</i>	
2.4 INSIGHT INTO THE S/D ENGINEERING BY HIGH-RESOLUTION IMAGING AND PRECISE PROBING OF 2D-CARRIER PROFILES WITH SCANNING SPREADING RESISTANCE MICROSCOPY	31
<i>L. Zhang, M. Saitoh, A. Kinoshita, N. Yasutake, A. Hokazono, N. Aoki, N. Kusunoki, I. Mizushima, M. Koike, S. Takeno And J. Koga</i>	
2.5 STRAIN METROLOGY OF DEVICES BY DARK-FIELD ELECTRON HOLOGRAPHY: A NEW TECHNIQUE FOR MAPPING 2D STRAIN DISTRIBUTIONS	35
<i>M. Hÿtch, F. Hÿe, F. Houdellier, E. Snoeck And A. Claverie</i>	

SESSION 3: CMOS DEVICES AND TECHNOLOGY – DEVICE SCALING AND VARIABILITY

3.1 DUAL METALLIC SOURCE AND DRAIN INTEGRATION ON PLANAR SINGLE AND DOUBLE GATE SOI CMOS DOWN TO 20NM: PERFORMANCE AND SCALABILITY ASSESSMENT	39
<i>L. Hutin, M. Vinet, T. Poiroux, C. Royer, B. Previtali, C. Vizioz, D. Lafond, Y. Morand, M. Rivoire, F. Nemouchi, V. Carron, T. Billon, S. Deleonibus And O. Faynot</i>	
3.2 EXTREMELY THIN SOI (ETSOI) CMOS WITH RECORD LOW VARIABILITY FOR LOW POWER SYSTEM-ON-CHIP APPLICATIONS	43
<i>K. Cheng, A. Khakifirooz, P. Kulkarni, S. Ponoth, J. Kuss, D. Shahrjerdi, L. Edge, A. Kimball, S. Kanakasabapathy, K. Xiu, S. Schmitz, A. Reznicek, T. Adam, H. He, N. Loubet, S. Holmes, S. Mehta, D. Yang, A. Upham, S.-C. Seo, J. Herman, R. Johnson, Y. Zhu, P. Jamison, B. S. Haran, Z. Zhu, L. H. Vanamurth, S. Fan, D. Horak, H. Bu, J. Oldiges, D.K. Sadana, P. Kozlowski, D. McHerron, J. O'Neill, B. Doris</i>	
3.3 CARRIER PROFILE DESIGNING TO SUPPRESS SYSTEMATIC V_{TH} VARIATION RELATED WITH DEVICE LAYOUT BY CONTROLLING STI-ENHANCED DOPANT DIFFUSIONS CORRELATED WITH POINT DEFECTS	47
<i>H. Fukutome, Y. Momiyama, A. Satoh, Y. Tamura, H. Minakata, K. Okabe, E. Mutoh, K. Suzuki, A. Usujima, H. Arimoto And S. Satoh</i>	

3.4 PHYSICAL MODEL OF THE IMPACT OF METAL GRAIN WORK FUNCTION VARIABILITY ON EMERGING DUAL METAL GATE MOSFETS AND ITS IMPLICATION FOR SRAM RELIABILITY	51
<i>X. Zhang, J. Li, M. Grubbs, M. Deal, B. Magyari-Köpe, B. Clemens And Y. Nishi</i>	
3.5 EXPERIMENTAL INVESTIGATION AND DESIGN OPTIMIZATION GUIDELINES OF CHARACTERISTIC VARIABILITY IN SILICON NANOWIRE CMOS TECHNOLOGY	55
<i>J. Zhuge, R. Wang, R. Huang, J. Zou, X. Huang, D.-W. Kim, D. Park, X. Zhang And Y. Wang</i>	

SESSION 4: MODELING AND SIMULATION – MEMORY AND TRANSPORT MODELING

4.1 QUANTUM SIMULATIONS OF HOLE TRANSPORT IN SI, GE, SIGE AND GAAS DOUBLE-GATE PMOSFETS: ORIENTATION AND STRAIN EFFECTS	59
<i>N. Cavassilas, S. D'Ambrosio And M. Bescond</i>	
4.2 EXPERIMENTAL AND PHYSICS-BASED MODELING ASSESSMENT OF STRAIN INDUCED MOBILITY ENHANCEMENT IN FINFETS	63
<i>N. Serra, F. Conzatti, D. Esseni, M. De Michielis, P. Palestri, L. Selmi, S. Thomas, T. Whall, E. H. C. Parker, D. Leadley, L. Witters, A. Hikavy, M. Hÿtch, F. Houdellier, E. Snoeck, T. Wang, W. Lee, G. Vellianitis, M. Van Dal, B. Duriez, G. Doornbos And</i>	
4.3 UNIVERSAL MOBILITY MODELING AND ITS APPLICATION TO INTERFACE ENGINEERING FOR HIGHLY SCALED MOSFETS BASED ON FIRST-PRINCIPLES CALCULATION	67
<i>T. Ishihara, D. Matsushita And K. Kato</i>	
4.4 SELF-CONSISTENT MONTE CARLO DEVICE SIMULATIONS UNDER NANO-SCALE DEVICE STRUCTURES: ROLE OF COULOMB INTERACTION, DEGENERACY, AND BOUNDARY CONDITION	71
<i>K. Nakanishi, T. Uechi And N. Sano</i>	
4.5 NEW INSIGHT ON THE CHARGE TRAPPING MECHANISMS OF SIN-BASED MEMORY BY ATOMISTIC SIMULATIONS AND ELECTRICAL MODELING	75
<i>E. Vianello, L. Perniola, P. Blaise, G. Molas, J. Colonna, F. Driussi, P. Palestri, D. Esseni, L. Selmi, N. Rochat, C. Licitra, D. Lafond, R. Kies, G. Reibold, B. De Salvo And F. Boulanger</i>	

SESSION 5: MEMORY TECHNOLOGY – PRAM AND RRAM

5.1 CHALCOGENIDE PCM: A MEMORY TECHNOLOGY FOR NEXT DECADE	79
<i>R. Bez</i>	
5.2 1D THICKNESS SCALING STUDY OF PHASE CHANGE MATERIAL (GE₂SB₂TE₅) USING A PSEUDO 3-TERMINAL DEVICE	83
<i>B.-J. Bae, S. Kim, Y. Zhang, Y. Kim, I.-G. Baek, S. Park, I.-S. Yeo, S. Choi, J.-T. Moon, H.-S. P. Wong And K. Kim</i>	
5.3 PHASE CHANGE MEMORY TECHNOLOGY FOR EMBEDDED NON VOLATILE MEMORY APPLICATIONS FOR 90NM AND BEYOND	87
<i>R. Annunziata, P. Zuliani, M. Borghi, G. De Sandre, L. Scotti, C. Prelini, M. Tosi, I. Tortorelli And F. Pellizzer</i>	
5.4 EFFECT OF OXYGEN MIGRATION AND INTERFACE ENGINEERING ON RESISTANCE SWITCHING BEHAVIOR OF REACTIVE METAL/POLYCRYSTALLINE PR_{0.7}CA_{0.3}MNO₃ DEVICE FOR NONVOLATILE MEMORY APPLICATIONS	91
<i>D.-J. Seong, J. Park, N. Lee, M. Hasan, S. Jung, H. Choi, J. Lee, M. Jo, W. Lee, S. Park, S. Kim, Y. Jang, Y. Lee, M. Sung, D. Kil, Y. Hwang, S. Chung, S. Hong, J. Roh And H. Hwang</i>	
5.5 HIGHLY SCALABLE HAFNIUM OXIDE MEMORY WITH IMPROVEMENTS OF RESISTIVE DISTRIBUTION AND READ DISTURB IMMUNITY	95
<i>Y. Chen, H. Lee, P. Chen, P. Gu, C. Chen, W. Lin, W. Liu, Y. Hsu, S. Sheu, P. Chiang, W. Chen, F. Chen, C. Lien And M.-J. Tsai</i>	
5.6 HIGH DENSITY AND ULTRA SMALL CELL SIZE OF CONTACT RERAM(CR-RAM) IN 90NM CMOS LOGIC TECHNOLOGY AND CIRCUITS	99
<i>Y. Tseng, C.-E. Huang, C.-H. Kuo, Y.-D. Chih And C. Lin</i>	
5.7 A 45NM GENERATION PHASE CHANGE MEMORY TECHNOLOGY	103
<i>G. Servalli</i>	

SESSION 6: CHARACTERIZATION, RELIABILITY, AND YIELD – HI-K

6.1 FERMI LEVEL PINNING IN SI, GE AND GAAS SYSTEMS - MIGS OR DEFECTS?	107
<i>J. Robertson And L. Lin</i>	

6.2 NEGATIVELY CHARGED DEEP LEVEL DEFECTS GENERATED BY YTTRIUM AND LANTHANUM INCORPORATION INTO HFO₂ FOR V_{TH} ADJUSTMENT, AND THE IMPACT ON TDDb, PBti AND 1/f NOISE	111
<i>M. Sato, S. Kamiyama, Y. Sugita, T. Matsuki, T. Morooka, T. Suzuki, K. Shiraishi, K. Yamabe, K. Ohmori, K. Yamada, J. Yugami, K. Ikeda And Y. Ohji</i>	
6.3 IMPACT OF DIPOLE-INDUCED DIELECTRIC RELAXATION ON HIGH-FREQUENCY PERFORMANCE IN LA-INCORPORATED HFSION/METAL GATE NMOSFET	115
<i>G. Choi, H. Sagong, K. Lee, M. Park, H. Choi, S. Song, R. Baek, C. Park, S. Lee, J. Lee, C. Kang, H.-H. Tseng, R. Jammy And Y. Jeong</i>	
6.4 REVERSIBLE AND IRREVERSIBLE DEGRADATION ATTRIBUTING TO OXYGEN VACANCY IN HFSION GATE FILMS DURING ELECTRICAL STRESS APPLICATION	119
<i>R. Hasunuma, C. Tamura, T. Nomura, Y. Kikuchi, K. Ohmori, M. Sato, A. Uedono, T. Chikyow, K. Shiraishi, K. Yamada And K. Yamabe</i>	
6.5 OBSERVATION OF SWITCHING BEHAVIORS IN POST-BREAKDOWN CONDUCTION IN NISI-GATED STACKS.....	123
<i>W. Liu, K. Pey, X. Li And M. Bosman</i>	
6.6 A DISCHARGE-BASED MULTI-PULSE TECHNIQUE (DMP) FOR PROBING ELECTRON TRAP ENERGY DISTRIBUTION IN HIGH-K MATERIALS FOR FLASH MEMORY APPLICATION	127
<i>X.-F. Zheng, W. Zhang, B. Govoreanu, J. Zhang And J. Van Houdt</i>	

SESSION 7: QUANTUM, POWER, AND COMPOUND SEMICONDUCTORS – POWER DEVICES: SI, SIC, GAN

7.1 NEXFET A NEW POWER DEVICE	131
<i>S. Xu, J. Korec, D. Jauregui, C. Kocon, S. Molly, H. Lin, G. Daum, S. Perelli, K. Barry, C. Pearce, O. Lopez And J. Herbsommer</i>	
7.2 POWER MOSFETS, IGBTs, AND THYRISTORS IN SIC: OPTIMIZATION, EXPERIMENTAL RESULTS, AND THEORETICAL PERFORMANCE.....	135
<i>J. Cooper, T. Tamaki, G. Walden, Y. Sui, S. Wang And X. Wang</i>	
7.3 A NORMALLY-OFF GAN FET WITH HIGH THRESHOLD VOLTAGE UNIFORMITY USING A NOVEL PIEZO NEUTRALIZATION TECHNIQUE.....	139
<i>K. Ota, K. Endo, Y. Okamoto, Y. Ando, H. Miyamoto And H. Shimawaki</i>	
7.4 LOW LEAKAGE HIGH BREAKDOWN E-MODE GAN DHFET ON SI BY SELECTIVE REMOVAL OF IN-SITU GROWN SI₃N₄.....	143
<i>J. Derluyn, M. Van Hove, D. Visalli, A. Lorenz, D. Marcon, P. Srivastava, K. Geens, B. Sijmus, J. Viaene, X. Kang, J. Das, F. Medjdoub, K. Cheng, S. Degroote, M. Leys, G. Borghs And M. Germain</i>	
7.5 NORMALLY-OFF 5A/1100V GAN-ON-SILICON DEVICE FOR HIGH VOLTAGE APPLICATIONS.....	147
<i>K. Boutros, S. Burnham, D. Wong, K. Shinohara, B. Hughes, D. Zehnder And C. McGuire</i>	
7.6 GAN MONOLITHIC INVERTER IC USING NORMALLY-OFF GATE INJECTION TRANSISTORS WITH PLANAR ISOLATION ON SI SUBSTRATE	150
<i>Y. Uemoto, T. Morita, A. Ikoshi, H. Umeda, H. Matsuo, J. Shimizu, M. Hikita, M. Yanagihara, T. Ueda, T. Tanaka And D. Ueda</i>	
7.7 CORRELATION BETWEEN DC AND RF DEGRADATION DUE TO DEEP LEVELS IN ALGAN/GAN HEMTS	154
<i>A. Chini, F. Fantini, V. Di Lecce, M. Esposito, A. Stocco, N. Ronchi, F. Zanon, G. Meneghesso And E. Zanoni</i>	
7.8 INALN/GAN HETEROSTRUCTURES FOR MICROWAVE POWER AND BEYOND.....	158
<i>E. Kohn, M. Alomari, A. Denisenko, M. Dipalo, D. Maier, F. Medjdoub, C. Pietzka, S. Delage, M.-A. Diforte Poisson, E. Morvan, N. Sarazin, J.-C. Jacquet, C. Dua, J.-F. Carlin, N. Grandjean, M. Py, M. Gonschorek, J. Kuzmik, D. Pogany, G. Pozzovivo, C. Oster</i>	

SESSION 8: DISPLAYS, SENSORS, AND MEMS – TFT TECHNOLOGIES

8.1 INTEGRATED HIGH PERFORMANCE (100) AND (110) ORIENTED SINGLE-GRAIN SI TFTS WITHOUT SEED SUBSTRATE	162
<i>T. Chen, R. Ishihara, J. Van Der Cingel, B. Alessandro, M. Mofrad, H. Schellevis And K. Beenakker</i>	
8.2 A NOVEL FIVE-PHOTO-MASK LOW-TEMPERATURE POLYCRYSTALLINE-SILICON CMOS STRUCTURE.....	166
<i>S.-J. Lee, S.-W. Lee, K.-M. Oh, K.-E. Lee, M.-S. Yang And Y.-K. Hwang</i>	

8.3 INTEGRATION OF SINGLE CRYSTAL SI TFTS AND CIRCUITS ON A LARGE GLASS SUBSTRATE	170
<i>Y. Takafuji, Y. Fukushima, K. Tomiyasu, M. Takei, Y. Ogawa, K. Tada, S. Matsumoto, H. Kobayashi, Y. Watanabe, E. Kobayashi, S. Droes, A. Voutsas And J. Hartzell</i>	
8.4 HIGH PERFORMANCE AMORPHOUS OXIDE THIN FILM TRANSISTORS WITH SELF-ALIGNED TOP-GATE STRUCTURE	174
<i>J. Park, S. Kim, S. Kim, H. Yin, J. Hur, S. Jeon, S. Park, I. Song, Y. Park, U. Chung, M. Ryu, S. Lee, S. Kim, Y. Jeon, D. Kim, D. Kim, K.-W. Kwon And C. Kim</i>	
8.5 ZNO THIN FILM TRANSISTORS AND CIRCUITS ON GLASS AND POLYIMIDE BY LOW-TEMPERATURE PEALD	178
<i>D. Mourey, D. Zhao And T. Jackson</i>	
8.6 HIGH PERFORMANCE LOW VOLTAGE AMORPHOUS OXIDE TFT ENHANCEMENT/DEPLETION INVERTER THROUGH UNI-/BI-LAYER CHANNEL HYBRID INTEGRATION	182
<i>H. Yin, S. Kim, J. Park, I. Song, S.-W. Kim, J. Hur, S. Park, S. Jeon And C. Kim</i>	
8.7 NOVEL, 100V, TRENCH SUPER JUNCTION HIGH VOLTAGE TFTS USING LOW TEMPERATURE POLY CRYSTALLINE SILICON	186
<i>M. Dhyani, D. Green, M. Sweet, E. M. S. Narayanan, S. Deane And N. Young</i>	
8.8 A NOVEL LTPS-TFT-BASED CHARGE-TRAPPING MEMORY DEVICE WITH FIELD-ENHANCED NANOWIRE STRUCTURE	190
<i>T.-C. Liao, S.-K. Chen, M. Yu, C.-Y. Wu, T.-K. Kang, F.-T. Chien, Y.-T. Liu, C.-M. Lin And H.-C. Cheng</i>	

SESSION 9: SOLID-STATE AND NANOELECTRONICS DEVICES – SPIN DEVICES AND NANOELECTROMECHANICAL DEVICES

9.1 SILICON SPINTRONICS: SPIN INJECTION, MANIPULATION AND ELECTRICAL DETECTION	194
<i>B. Jonker, O. Van 't Erve, G. Kioseoglou, A. Hanbicki, C. Li, M. Holub, C. Awo-Affouda And P. Thompson</i>	
9.2 READ/WRITE OPERATION OF SPIN-BASED MOSFET USING HIGHLY SPIN-POLARIZED FERROMAGNET/MGO TUNNEL BARRIER FOR RECONFIGURABLE LOGIC DEVICES	196
<i>T. Marukame, T. Inokuchi, M. Ishikawa, H. Sugiyama And Y. Saito</i>	
9.3 A DISTURBANCE-FREE READ SCHEME AND A COMPACT STOCHASTIC-SPIN-DYNAMICS-BASED MTJ CIRCUIT MODEL FOR GB-SCALE SPRAM	200
<i>K. Ono, T. Kawahara, R. Takemura, K. Miura, H. Yamamoto, M. Yamanouchi, J. Hayakawa, K. Ito, H. Takahashi, S. Ikeda, H. Hasegawa, H. Matsuoka And H. Ohno</i>	
9.4 4-TERMINAL RELAY TECHNOLOGY FOR COMPLEMENTARY LOGIC	204
<i>R. Nathanael, V. Pott, H. Kam, J. Jeon And T.-J. King Liu</i>	
9.5 3-TERMINAL NANOELECTROMECHANICAL SWITCHING DEVICE IN INSULATING LIQUID MEDIA FOR LOW VOLTAGE OPERATION AND RELIABILITY IMPROVEMENT	208
<i>J.-O. Lee, M.-W. Kim, S.-D. Ko, H.-O. Kang, W.-H. Bae, M.-H. Kang, K.-N. Kim, D.-E. Yoo And J.-B. Yoon</i>	

SESSION 10: EMERGING TECHNOLOGIES – GRAPHENE NANOELECTRONICS

10.1 GRAPHENE FOR VLSI: FET AND INTERCONNECT APPLICATIONS	212
<i>Y. Awano</i>	
10.2 DEVELOPMENT OF GRAPHENE FETS FOR HIGH FREQUENCY ELECTRONICS	216
<i>Y.-M. Lin, K. Jenkins, D. Farmer, A. Valdes-Garcia, P. Avouris, C.-Y. Sung, H.-Y. Chiu And B. Ek</i>	
10.3 GRAPHENE NANORIBBON DEVICES AND QUANTUM HETEROJUNCTION DEVICES	220
<i>P. Kim, M. Han, A. Young, I. Meric And K. Shepard</i>	
10.4 PERSPECTIVES OF GRAPHENE NANOELECTRONICS: PROBING TECHNOLOGICAL OPTIONS WITH MODELING	224
<i>G. Iannaccone, G. Fiori, M. Macucci, P. Michetti, M. Cheli, A. Betti And P. Marconcini</i>	
10.5 SPIN TRANSPORT IN SINGLE- AND MULTI-LAYER GRAPHENE	228
<i>M. Shiraishi</i>	
10.6 NEMS APPLICATIONS OF GRAPHENE	232
<i>C. Chen, S. Rosenblatt, K. Bolotin, P. Kim, I. Kymissis, H. Stormer, T. Heinz And J. Hone</i>	

SESSION 11: MEMORY TECHNOLOGY – RAM AND MODELING OF MEMORY RELIABILITY

11.1 SCALING DEEP TRENCH BASED EDRAM ON SOI TO 32NM AND BEYOND 236
G. Wang, D. Anand, N. Butt, A. Cestero, M. Chudzik, J. Ervin, S. Fang, G. Freeman, H. Ho, B. Khan, B. Kim, W. Kong, R. Krishnan, S. Krishnan, O. Kwon, J. Liu, K. McStay, E. Nelson, K. Nummy, P. Parries, J. Sim, R. Takalkar, A. Tessier, R. Todi, R. Malik

11.2 NOVEL DRAM CELL WITH AMPLIFIED CAPACITOR FOR EMBEDDED APPLICATION..... 240
H.-J. Cho And M.-R. Lin

11.3 SCALABILITY OF TIN/HFALO/TIN MIM DRAM CAPACITOR TO 0.7-NM-EOT AND BEYOND 244
N. Mise, O. Tonomura, T. Sekiguchi, S. Horii, H. Itatani, A. Ogawa, T. Saito, M. Sakai, Y. Takebayashi, H. Yamazaki And K. Torii

11.4 RTS-LIKE FLUCTUATION IN GATE INDUCED DRAIN LEAKAGE CURRENT OF SADDLE-FIN TYPE DRAM CELL TRANSISTOR..... 248
H. Kim, K. Kim, T.-K. Oh, S.-Y. Cha, S.-J. Hong, S.-W. Park And H. Shin

11.5 ATOMISTIC GUIDING PRINCIPLES FOR MONOS-TYPE MEMORIES WITH HIGH PROGRAM/ERASE CYCLE ENDURANCE..... 252
K. Yamaguchi, A. Otake, K. Kobayashi And K. Shiraishi

11.6 45NM LOW POWER CMOS LOGIC COMPATIBLE EMBEDDED STT MRAM UTILIZING A REVERSE-CONNECTION 1T/1MTJ CELL 256
C. Lin, S. Kang, Y. Wang, K. Lee, X. Zhu, W. Chen, X. Li, W. Hsu, Y. Kao, M. Liu, Y. Lin, M. Nowak, N. Yu And L. Tran

11.7 A 0.5V OPERATION, 32% LOWER ACTIVE POWER, 42% LOWER LEAKAGE CURRENT, FERROELECTRIC 6T-SRAM WITH VTH SELF-ADJUSTING FUNCTION FOR 60% LARGER STATIC NOISE MARGIN 260
S. Tanakamaru, T. Hatanaka, R. Yajima, M. Takahashi, S. Sakai And K. Takeuchi

SESSION 12: CMOS DEVICES AND TECHNOLOGY – FINFET AND NANOWIRE DEVICES

12.1 CHALLENGES AND SOLUTIONS OF FINFET INTEGRATION IN AN SRAM CELL AND A LOGIC CIRCUIT FOR 22 NM NODE AND BEYOND 264
H. Kawasaki, V. Basker, T. Yamashita, C.-H. Lin, Y. Zhu, J. Faltermeier, S. Schmitz, J. Cummings, S. Kanakasabapathy, H. Adhikari, H. Jagannathan, A. Kumar, K. Maitra, J. Wang, C.-C. Yeh, C. Wang, M. Khater, M. Guillorn, N. Fuller, J. Chang, L. Chang, R. Muralidhar, A. Yagishita, R. Miller, Q. Ouyang, Y. Zhang, V.K. Paruchuri, H. Bu, B. Doris, M. Takayanagi, W. Haensch, D. McHerron, J. O'Neill, K. Ishimaru

12.2 A 25-NM GATE-LENGTH FINFET TRANSISTOR MODULE FOR 32NM NODE..... 268
C.-Y. Chang, T.-L. Lee, C. Wann, L.-S. Lai, H.-M. Chen, C.-C. Yeh, C.-S. Chang, C.-C. Ho, J.-C. Sheu, T.-M. Kwok, F. Yuan, S.-M. Yu, C.-F. Hu, J.-J. Shen, Y.-H. Liu, C.-P. Chen, S.-C. Chen, L.-S. Chen, L. Chen, Y.-H. Chiu, C.-Y. Fu, M.-J. Huang, Y.-L. Hua

12.3 HIGH PERFORMANCE AND HIGHLY UNIFORM GATE-ALL-AROUND SILICON NANOWIRE MOSFETS WITH WIRE SIZE DEPENDENT SCALING 272
S. Bangsaruntip, G. Cohen, A. Majumdar, Y. Zhang, S. Engelmann, N. Fuller, L. Gignac, S. Mittal, J. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M. Frank And J. Sleight

12.4 DEMONSTRATION OF SCALED 0.099 μm^2 FINFET 6T-SRAM CELL USING FULL-FIELD EUV LITHOGRAPHY FOR (SUB-)22NM NODE SINGLE-PATTERNING TECHNOLOGY 276
A. Veloso, S. Demuyne, M. Ercken, A. Goethals, S. Locorotondo, F. Lazzarino, E. Altamirano, C. Huffman, A. De Keersgieter, S. Brus, M. Demand, H. Struyf, J. De Backer, J. Hermans, C. Delvaux, B. Baudemprez, T. Vandeweyer, F. Van Roey, C. Baerts, D. Gooss

12.5 EXPERIMENTAL ASSESSMENT OF SELF-HEATING IN SOI FINFETS..... 280
A. Scholten, G. Smit, R. Pijper, L. Tiemeijer, H. Tuinhout, J.-L. P. J. Van Der Steen, A. Mercha, M. Braccioli And D. Klaassen

12.6 DUAL CHANNEL FINFETS AS A SINGLE HIGH-K/METAL GATE SOLUTION BEYOND 22NM NODE 284
C. Smith, H. Adhikari, S.-H. Lee, B. Coss, S. Parthasarathy, C. Young, B. Sassman, M. Cruz, C. Hobbs, P. Majhi, P. Kirsch And R. Jammy

12.7 RELATIONSHIP BETWEEN MOBILITY AND HIGH-K INTERFACE PROPERTIES IN ADVANCED SI AND SIGE NANOWIRES 288
K. Tachi, M. Casse, D. Jang, C. Dupré, A. Hubert, N. Vulliet, V. Maffini-Alvaro, C. Vizior, C. Carabasse, V. Delaye, J.-M. Hartmann, G. Ghibauda, H. Iwai, S. Cristoloveanu, O. Faynot And T. Ernst

SESSION 13: QUANTUM, POWER, AND COMPOUND SEMICONDUCTORS – III-V LOGIC TRANSISTORS WITH ADVANCED GATE STACK

13.1 ADVANCED HIGH-K GATE DIELECTRIC FOR HIGH-PERFORMANCE SHORT-CHANNEL $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QUANTUM WELL FIELD EFFECT TRANSISTORS ON SILICON SUBSTRATE FOR LOW POWER LOGIC APPLICATIONS.....	292
<i>M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. Hudait, J. Fastenau, J. Kavalieros, W. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah And R. Chau</i>	
13.2 HIGH-PERFORMANCE DEEP-SUBMICRON INVERSION-MODE INGAAS MOSFETS WITH MAXIMUM G_M EXCEEDING 1.1 MS/μM:NEW HBR PRETREATMENT AND CHANNEL ENGINEERING	296
<i>Y. Wu, M. Xu, R.-S. Wang, O. Koybasi And P. Ye</i>	
13.3 ENABLING THE HIGH-PERFORMANCE INGAAS/GE CMOS: A COMMON GATE STACK SOLUTION	300
<i>D. Lin, G. Brammertz, S. Sioncke, C. Fleischmann, A. Delabie, K. Martens, H. Bender, T. Conard, W. Tseng, J. Lin, W. Wang, K. Temst, A. Vatomme, J. Mitard, M. Caymax, M. Meuris, M. Heyns And T. Hoffmann</i>	
13.4 FIRST EXPERIMENTAL DEMONSTRATION OF 100 NM INVERSION-MODE INGAAS FINFET THROUGH DAMAGE-FREE SIDEWALL ETCHING	304
<i>Y. Wu, R.-S. Wang, T. Shen, J. Gu And P. Ye</i>	
13.5 INGAAS MOSFET PERFORMANCE AND RELIABILITY IMPROVEMENT BY SIMULTANEOUS REDUCTION OF OXIDE AND INTERFACE CHARGE IN ALD (LA)ALOX/ZRO₂ GATE STACK.....	308
<i>J. Huang, N. Goel, H. Zhao, C. Kang, K. Min, G. Bersuker, S. Oktyabrsky, C. Gaspe, M. Santos, P. Majhi, P. Kirsch, H.-H. Tseng, J. Lee And R. Jammy</i>	
13.6 THERMALLY ROBUST PHOSPHOROUS NITRIDE INTERFACE PASSIVATION FOR INGAAS SELF-ALIGNED GATE-FIRST N-MOSFET INTEGRATED WITH HIGH-K DIELECTRIC	312
<i>H. Oh, J. Lin, S. Suleiman, G. Lo, D. Kwong, D. Chi And S. Lee</i>	
13.7 EXPERIMENTAL DEMONSTRATION OF 100NM CHANNEL LENGTH $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$-BASED VERTICALINTER-BAND TUNNEL FIELD EFFECT TRANSISTORS (TFETS) FOR ULTRA LOW-POWER LOGIC AND SRAM APPLICATIONS.....	316
<i>S. Mookerjee, D. Mohata, R. Krishnan, J. Singh, A. Vallett, A. Ali, T. Mayer, V. Narayanan, D. Schlom, A. Liu And S. Datta</i>	

SESSION 14: PROCESS TECHNOLOGY – ADVANCED 3D TECHNOLOGY AND PROCESSING

14.1 ADVANCES IN 3D CMOS SEQUENTIAL INTEGRATION.....	319
<i>P. Batude, M. Vinet, A. Pouydebasque, C. Royer, B. Previtali, C. Tabone, J.-M. Hartmann, L. Sanchez, L. Baud, V. Carron, A. Toffoli, F. Allain, V. Mazzocchi, D. Lafond, O. Thomas, O. Cueto, N. Bouzaida, D. Fleury, A. Amara, S. Deleonibus And O. Faynot</i>	
14.2 THREE-DIMENSIONAL INTEGRATION TECHNOLOGY BASED ON RECONFIGURED WAFER-TO-WAFER AND MULTICHIP-TO-WAFER STACKING USING SELF-ASSEMBLY METHOD.....	323
<i>T. Fukushima, E. Iwata, Y. Ohara, A. Noriki, K. Inamura, K.-W. Lee, J. Bea, T. Tanaka And M. Koyanagi</i>	
14.3 ENABLING 3D-IC FOUNDRY TECHNOLOGIES FOR 28 NM NODE AND BEYOND: THROUGH-SILICON-VIA INTEGRATION WITH HIGH THROUGHPUT DIE-TO-WAFER STACKING.....	327
<i>D. Chen, W. Chiou, M. Chen, T. Wang, K. Ching, H. Tu, W. Wu, C. Yu, K. Yang, H. Chang, M. Tseng, C. Hsiao, Y. Lu, H. Hu, Y. Lin, C. Hsu, W. Shue And C. Yu</i>	
14.4 3D STACKED ICS USING CU TSVS AND DIE TO WAFER HYBRID COLLECTIVE BONDING	331
<i>G. Katti, A. Mercha, J. Olmen, C. Huyghebaert, A. Jourdain, M. Stucchi, M. Rakowski, I. Debusschere, P. Soussan, W. Dehaene, K. Meyer, Y. Travaly, E. Beyne, S. Biesemans And B. Swinnen</i>	
14.5 IMPACT OF REMNANT STRESS/STRAIN AND METAL CONTAMINATION IN 3D-LSIS WITH THROUGH-SI VIAS FABRICATED BY WAFER THINNING AND BONDING.....	335
<i>M. Murugesan, J. Bea, H. Kino, Y. Ohara, T. Kojima, A. Noriki, K. Lee, K. Kiyoyama, T. Fukushima, H. Nohira, T. Hattori, E. Ikenaga, T. Tanaka And M. Koyanagi</i>	
14.6 ULTRA THINNING 300-MM WAFER DOWN TO 7-μM FOR 3D WAFER INTEGRATION	339
<i>Y. Kim, A. Tsukune, N. Maeda, H. Kitada, A. Kawai, K. Arai, K. Fujimoto, K. Suzuki, Y. Mizushima, T. Nakamura, T. Ohba, T. Futatsugi And M. Miyajima</i>	

SESSION 15: DISPLAYS, SENSORS, AND MEMS – ORGANIC ELECTRONICS

15.1 THIN-FILM TRANSISTORS AND CIRCUITS ON PLASTIC FOIL	343
<i>P. Heremans, J. Genoe, S. Steudel, K. Myny, S. Smout, P. Vicca, C. Grillberger, O. Hild, F. Furthner, B. Van Der Putten, A. Tripathi And G. Gelinck</i>	
15.2 A 1-V OPERATED POLYMER VERTICAL TRANSISTOR WITH HIGH ON/OFF CURRENT RATIO	347
<i>Y.-C. Chao, W.-W. Tsai, C.-Y. Chen, H.-W. Zan, H.-F. Meng, S.-L. Jiang, C.-M. Chiang And M.-C. Ku</i>	
15.3 FERMI LEVEL DEPINNING AT METAL-ORGANIC SEMICONDUCTOR INTERFACE FOR LOW-RESISTANCE OHMIC CONTACTS	351
<i>Z. Liu, M. Kobayashi, B. Paul, Z. Bao And Y. Nishi</i>	
15.4 DUAL THRESHOLD VOLTAGE INTEGRATED ORGANIC TECHNOLOGY FOR ULTRALOW-POWER CIRCUITS	355
<i>I. Nausieda, K. Ryu, D. He, A. Akinwande, V. Bulovic And C. Sodini</i>	
15.5 VERTICAL TRANSPORT IN SPIN COATED ULTRA THIN POLYCRYSTALLINE PENTACENE ORGANIC STACKS	359
<i>S. Altazin, R. Clerc, R. Gwoziecki, D. Boudinet, J.-M. Verilhac, R. Coppard, G. Ghibaudo, G. Pananakakis And C. Serbutoviez</i>	
15.6 ALL INKJET PRINTED SELF-ALIGNED TRANSISTORS AND CIRCUITS APPLICATIONS	363
<i>H.-Y. Tseng And V. Subramanian</i>	

SESSION 16: CHARACTERIZATION, RELIABILITY AND YIELD – PRODUCT RELIABILITY AND ESD

16.1 A VIABLE AND COMPREHENSIVE Tddb ASSESSMENT METHODOLOGY FOR INVESTIGATION OF SRAM V_{MIN} FAILURE	367
<i>E. Wu, G. Braceras, D. Turner, A. Swift, M. Johnson, J. Suñé, S. Tous, B. Li, R. Bolam, G. Massey And M. Khare</i>	
16.2 IMPACT OF TRANSISTOR RELIABILITY ON RF OSCILLATOR PHASE NOISE DEGRADATION	371
<i>V. Reddy, N. Barton, S. Martin, C. Hung, A. Krishnan, C. Chancellor, S. Sundar, A. Tsao, D. Corum, N. Yanduru, S. Madhavi, S. Akhtar, N. Pathak, P. Srinivasan, S. Shichijo, K. Benaissa, A. Roy, T. Chatterjee, R. Taylor, J. Krick, J. Brighton, J. Ondrusek</i>	
16.3 TECHNOLOGIES TO FURTHER REDUCE SOFT ERROR SUSCEPTIBILITY IN SOI	375
<i>P. Oldiges, R. Dennard, D. Heidel, T. Ning, K. Rodbell, H. Tang, M. Gordon And L. Wissel</i>	
16.4 MULTISCALE MODELING FOR RELIABILITY ASSESSMENT IN MICROELECTRONIC SYSTEMS	379
<i>K. Mysore And G. Subbarayan</i>	
16.5 IMPACT OF STRAIN ENGINEERING AND CHANNEL ORIENTATION ON THE ESD PERFORMANCE OF NANOMETER SCALE CMOS DEVICES	383
<i>J. Lu, C. Duvvury, H. Gossner And K. Banerjee</i>	
16.6 FILAMENT STUDY OF STI TYPE DRAIN EXTENDED NMOS DEVICE USING TRANSIENT INTERFEROMETRIC MAPPING	387
<i>M. Shrivastava, S. Bychikhin, D. Pogany, J. Schneider, M. Baghini, H. Gossner, E. Gornik And V. Rao</i>	
16.7 SUCCESSFUL SUPPRESSION OF DIELECTRIC RELAXATION INHERENT TO HIGH-K NAND - FROM BOTH ARCHITECTURE AND MATERIAL POINTS OF VIEW	391
<i>J. Fujiki, N. Yasuda, R. Fujitsuka, W. Sakamoto And K. Muraoka</i>	

SESSION 17: PROCESS TECHNOLOGY – HIGH-K AND METAL GATE TECHNOLOGY

17.1 UNDERSTANDING MOBILITY MECHANISMS IN EXTREMELY SCALED HFO₂ (EOT 0.42 NM) USING REMOTE INTERFACIAL LAYER SCAVENGING TECHNIQUE AND V_T-TUNING DIPOLES WITH GATE-FIRST PROCESS	394
<i>T. Ando, M. Frank, K. Choi, C. Choi, J. Bruley, M. Hopstaken, M. Copel, E. Cartier, A. Kerber, A. Callegari, D. Lacey, S. Brown, Q. Yang And V. Narayanan</i>	
17.2 TI-CAPPING TECHNIQUE AS A BREAKTHROUGH FOR ACHIEVING LOW THRESHOLD VOLTAGE, HIGH MOBILITY, AND HIGH RELIABILITY OF PMOSFET WITH METAL GATE AND HIGH-K DIELECTRICS TECHNOLOGIES	398
<i>H. Takahashi, H. Minakata, Y. Morisaki, S. Xiao, M. Nakabayashi, K. Nishigaya, T. Sakoda, K. Ikeda, H. Morioka, N. Tamura, M. Kase And Y. Nara</i>	

17.3 V_{TH} FLUCTUATION SUPPRESSION AND HIGH PERFORMANCE OF HFSION/METAL GATE STACKS BY CONTROLLING CAPPING-Y_2O_3 LAYERS FOR 22NM BULK DEVICES	402
<i>S. Kamiyama, E. Kurosawa, S. Abe, M. Kitajima, T. Aminaka, T. Aoyama, K. Ikeda And Y. Ohji</i>	
17.4 A NOVEL DAMAGE-FREE HIGH-K ETCH TECHNIQUE USING NEUTRAL BEAM-ASSISTED ATOMIC LAYER ETCHING (NBALE) FOR SUB-32NM TECHNOLOGY NODE LOW POWER METAL GATE/HIGH-K DIELECTRIC CMOSFETS	406
<i>K. Min, C. Kang, C. Park, C. Park, B. Park, J. Park, M. Hussain, J. Lee, B. Lee, P. Kirsch, H.-H. Tseng, R. Jammy And G. Yeom</i>	
17.5 ENGINEERING THE COMPLETE MANOS-TYPE NVM STACK FOR BEST IN CLASS RETENTION PERFORMANCE	410
<i>D. Gilmer, N. Goel, H. Park, C. Park, S. Verma, G. Bersuker, P. Lysaght, H.-H. Tseng, P. Kirsch, K. Saraswat And R. Jammy</i>	

SESSION 18: 2009 IEDM SPECIAL SESSION: CONFLUENCE OF TECHNOLOGY AND DESIGN: DESIGN ISSUES ON 32/22NM AND BEYOND

18.1 BEYOND INNOVATION: DEALING WITH THE RISKS AND COMPLEXITY OF PROCESSOR DESIGN IN 22NM	414
<i>C. Anderson</i>	
18.2 DESIGN CHALLENGES FOR 22NM CMOS AND BEYOND	415
<i>S. Borkar</i>	
18.3 ANALOG AND RF DESIGN ISSUES IN HIGH-K & MULTI-GATE CMOS TECHNOLOGIES	416
<i>M. Fulde, D. Schmitt-Landsiedel And G. Knoblinger</i>	
18.4 DESIGN ISSUES AND POSSIBLE SOLUTIONS FOR LOW-COST AND HIGH-EFFICIENCY LSIS	417
<i>M. Mizuno</i>	
18.5 DESIGN AND PROCESS CO-OPTIMIZATION FOR 28NM/22NM AND BEYOND - A FOUNDRY'S PERSPECTIVE	418
<i>C. Hou</i>	
18.6 CO-OPTIMIZING PROCESS DEVELOPMENT, LAYOUT AND CIRCUIT DESIGN FOR COST-EFFECTIVE 22NM TECHNOLOGY PLATFORM	419
<i>K. Michaels</i>	

SESSION 19: CMOS DEVICES AND TECHNOLOGY – CHANNEL TRANSPORT IN ADVANCED SI AND GE DEVICES

19.1 EXPERIMENTAL DEMONSTRATION OF HIGH MOBILITY GE NMOS	420
<i>D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. Pianetta, H.-S. P. Wong And K. Saraswat</i>	
19.2 RECORD-HIGH ELECTRON MOBILITY IN GE N-MOSFETS EXCEEDING SI UNIVERSALITY	424
<i>C. Lee, T. Nishimura, N. Saito, K. Nagashio, K. Kita And A. Toriumi</i>	
19.3 GERMANIUM FOR ADVANCED CMOS ANNO 2009: A SWOT ANALYSIS	428
<i>M. Caymax, G. Eneman, F. Bellenger, C. Merckling, A. Delabie, G. Wang, R. Loo, E. Simoen, J. Mitard, B. De Jaeger, G. Hellings, K. De Meyer, M. Meuris And M. Heyns</i>	
19.4 CORRELATION BETWEEN LOW-FIELD MOBILITY AND HIGH-FIELD CARRIER VELOCITY IN QUASI-BALLISTIC-TRANSPORT MISFETS SCALED DOWN TO $L_G=30$ NM	432
<i>K. Tatsumura, M. Goto, S. Kawanaka And A. Kinoshita</i>	
19.5 UNDERSTANDING OF STRAIN EFFECTS ON HIGH-FIELD CARRIER VELOCITY IN (100) AND (110) CMOSFETS UNDER QUASI-BALLISTIC TRANSPORT	436
<i>M. Saitoh, N. Yasutake, Y. Nakabayashi, K. Uchida And T. Numata</i>	
19.6 PHYSICAL UNDERSTANDINGS OF SI (110) HOLE MOBILITY IN ULTRA-THIN BODY PFETS BY <110> AND <111> UNIAXIAL COMPRESSIVE STRAIN	440
<i>K. Shimizu, T. Saraya And T. Hiramoto</i>	
19.7 DIRECT OBSERVATION OF SUBBAND STRUCTURES IN (110) PMOSFETS UNDER HIGH MAGNETIC FIELD: IMPACT OF ENERGY SPLIT BETWEEN BANDS AND EFFECTIVE MASSES ON HOLE MOBILITY	444
<i>T. Takahashi, G. Yamahata, J. Ogi, T. Koderu, S. Oda And K. Uchida</i>	

SESSION 20: QUANTUM, POWER AND COMPOUND SEMICONDUCTORS – III-V HEMT DEVICE SCALING

20.1 30 NM $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ INVERTED-TYPE HEMTS WITH REDUCED GATE LEAKAGE CURRENT FOR LOGIC APPLICATIONS	448
<i>T.-W. Kim, D.-H. Kim And J. Del Alamo</i>	
20.2 LOGIC PERFORMANCE EVALUATION AND TRANSPORT PHYSICS OF SCHOTTKY-GATE III-V COMPOUND SEMICONDUCTOR QUANTUM WELL FIELD EFFECT TRANSISTORS FOR POWER SUPPLY VOLTAGES (V_{CC}) RANGING FROM 0.5V TO 1.0V	452
<i>G. Dewey, R. Kotlyar, R. Pillarisetty, M. Radosavljevic, T. Rakshit, H. Then And R. Chau</i>	
20.3 PERFORMANCE ANALYSIS OF ULTRA-SCALED INAS HEMTS	456
<i>N. Kharche, G. Klimeck, D.-H. Kim, J. Del Alamo And M. Luisier</i>	
20.4 QUANTUM CAPACITANCE IN SCALED DOWN III-V FETS	460
<i>D. Jin, D. Kim, D. Kim, T. Kim And J. Del Alamo</i>	
20.5 N-POLAR GAN-BASED HIGHLY SCALED SELF-ALIGNED MIS-HEMTS WITH STATE-OF-THE-ART $F_T L_G$ PRODUCT OF 16.8 GHz-μm	464
<i>Nidhi, S. Dasgupta, D. Brown, S. Keller, J. Speck And U. Mishra</i>	

SESSION 21: MODELING AND SIMULATION – CMOS PROCESS AND OPTIMIZATION

21.1 A VOLTAGE SCALING MODEL FOR PERFORMANCE EVALUATION IN DIGITAL CMOS CIRCUITS	467
<i>K. Von Arnim, K. Schroefer, T. Baumann, K. Hofmann, T. Schulz, C. Pacha And J. Berthold</i>	
21.2 BENCHMARKING THE DEVICE PERFORMANCE AT SUB 22 NM NODE TECHNOLOGIES USING AN SOC FRAMEWORK	471
<i>M. Shrivastava, B. Verma, M. Baghini, C. Russ, D. Sharma, H. Gossner And V. Rao</i>	
21.3 NONLINEAR DYNAMICS APPROACH IN MODELING OF THE ON-STATE-SPREADING - RELATED VOLTAGE AND CURRENT TRANSIENTS IN 90NM CMOS SILICON CONTROLLED RECTIFIERS	475
<i>D. Pogany, D. Johnsson, S. Bychikhin, K. Esmark, P. Rodin, E. Gornik, M. Stecher And H. Gossner</i>	
21.4 ATOMISTIC PROCESS MODELING BASED ON KINETIC MONTE CARLO AND MOLECULAR DYNAMICS FOR OPTIMIZATION OF ADVANCED DEVICES	479
<i>L. Pelaz, L. Marques, M. Aboy, P. Lopez, I. Santos And R. Duffy</i>	
21.5 MODELING OF STRESS-RETARDED ORIENTATION-DEPENDENT OXIDATION: SHAPE ENGINEERING OF SILICON NANOWIRE CHANNELS	483
<i>F.-J. Ma, S. Rustagi, H. Zhao, G. Samudra, N. Singh, K. Budhaaraju, G.-Q. Lo And D.-L. Kwong</i>	
21.6 COMPACT AC MODELING AND ANALYSIS OF CU, W, AND CNT BASED THROUGH-SILICON VIAS (TSVS) IN 3-D ICS	487
<i>C. Xu, H. Li, R. Suaya And K. Banerjee</i>	

SESSION 22: DISPLAYS, SENSORS AND MEMS – HETEROGENEOUS INTEGRATION FOR ENERGY HARVESTING AND PHOTONICS

22.1 SMART SCALABLE SYSTEMS: A BOTTOM-UP APPROACH OF BUILDING COMPLEX SYSTEMS	491
<i>S. Kwon</i>	
22.2 3D HETEROGENEOUS OPTO-ELECTRONIC INTEGRATION TECHNOLOGY FOR SYSTEM-ON-SILICON (SOS)	495
<i>K.-W. Lee, A. Noriki, K. Kiyoyama, S. Kanno, R. Kobayashi, W.-C. Jeong, J.-C. Bea, T. Fukushima, T. Tanaka And M. Koyanagi</i>	
22.3 ANOMALOUS STRESS EFFECTS IN ULTRA-THIN SILICON CHIPS ON FOIL	499
<i>M.-U. Hassan, H. Rempp, T. Hoang, H. Richter, N. Wacker And J. Burghartz</i>	
22.4 MICROFABRICATED RADIOISOTOPE-POWERED ACTIVE RFID TRANSPONDER	503
<i>S. Tin And A. Lal</i>	
22.5 FIRST AUTONOMOUS WIRELESS SENSOR NODE POWERED BY A VACUUM-PACKAGED PIEZOELECTRIC MEMS ENERGY HARVESTER	507
<i>R. Elfrink, V. Pop, D. Hohlfield, T. Kamel, S. Matova, C. De Nooijer, M. Jambunathan, M. Goedbloed, L. Caballero, M. Renaud, J. Penders And R. Van Schaijk</i>	

22.6 SURFACE NANOSTRUCTURE OPTIMIZATION FOR SOLAR ENERGY HARVESTING IN SI THIN FILM BASED SOLAR CELLS	511
<i>J. Li, H. Yu, S. Wong, G. Zhang, G.-Q. Lo And D.-L. Kwong</i>	
22.7 A NOVEL PHOTOVOLTAIC NANODEVICE BASED ON THE CO-INTEGRATION OF SILICON MICRO AND NANOWIRES PREPARED BY ELECTROLESS ETCHING WITH CONFORMAL PLASMA DOPING	515
<i>H.-D. Um, J.-Y. Jung, X. Li, S.-W. Jee, K.-T. Park, H.-S. Seo, S. Moiz, S.-W. Lee, J.-Y. Ji, C. Kim, M. Hyun, Y.-C. Park, J. Yang And J.-H. Lee</i>	
22.8 0.9μM PITCH PIXEL CMOS IMAGE SENSOR DESIGN METHODOLOGY	519
<i>K. Itonaga, K. Mizuta, T. Kataoka, M. Yanagita, S. Yamauchi, H. Ikeda, T. Haruta, S. Matsumoto, M. Harasawa, T. Matsuda, A. Matsumoto, I. Mizuno, T. Kameshima, I. Sugiura, T. Umabayashi, K. Ohno And T. Hirayama</i>	

SESSION 23: SOLID STATE AND NANO ELECTRONIC DEVICES – SILICON PHOTONICS, CARBON DEVICES AND INTEGRATION

23.1 CAN CARBON NANOTUBE TRANSISTORS BE SCALED WITHOUT PERFORMANCE DEGRADATION?	523
<i>A. Franklin, G. Tulevski, J. Hannon And Z. Chen</i>	
23.2 METAL/GRAPHENE CONTACT AS A PERFORMANCE KILLER OF ULTRA-HIGH MOBILITY GRAPHENE- ANALYSIS OF INTRINSIC MOBILITY AND CONTACT RESISTANCE -	527
<i>K. Nagashio, T. Nishimura, K. Kita And A. Toriumi</i>	
23.3 SILICON PHOTONICS TECHNOLOGIES FOR MONOLITHIC ELECTRONIC-PHOTONIC INTEGRATED CIRCUIT (EPIC) APPLICATIONS: CURRENT PROGRESS AND FUTURE OUTLOOK	531
<i>K.-W. Ang, T.-Y. Liow, Q. Fang, M. Yu, F. Ren, S. Zhu, J. Zhang, J. Ng, J. Song, Y. Xiong, G. Lo And D.-L. Kwong</i>	
23.4 VMR: VLSI-COMPATIBLE METALLIC CARBON NANOTUBE REMOVAL FOR IMPERFECTION-IMMUNE CASCADED MULTI-STAGE DIGITAL LOGIC CIRCUITS USING CARBON NANOTUBE FETS	535
<i>N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H.-S. P. Wong And S. Mitra</i>	
23.5 MONOLITHIC THREE-DIMENSIONAL INTEGRATED CIRCUITS USING CARBON NANOTUBE FETS AND INTERCONNECTS	539
<i>H. Wei, N. Patil, A. Lin, H.-S. P. Wong And S. Mitra</i>	
23.6 HIGH-SPEED GRAPHENE INTERCONNECTS MONOLITHICALLY INTEGRATED WITH CMOS RING OSCILLATORS OPERATING AT 1.3GHZ	543
<i>X. Chen, K.-J. Lee, D. Akinwande, G. Close, S. Yasuda, B. Paul, S. Fujita, J. Kong And H.-S. P. Wong</i>	

SESSION 26: DISPLAYS, SENSORS AND MEMS – MEDICAL AND BIOELECTRONICS

26.1 IMPLANTABLE WIRELESS DOSIMETERS FOR RADIATION ONCOLOGY	547
<i>T. Maleki, C. Son And B. Ziaie</i>	
26.2 A CURVABLE SILICON RETINAL IMPLANT	551
<i>R. Dinyari, J. Loudin, P. Huie, D. Palanker And P. Peumans</i>	
26.3 NOVEL T-CHANNEL NANOWIRE FET WITH BUILT-IN SIGNAL AMPLIFICATION FOR PH SENSING	555
<i>K.-S. Shin, K. Lee, J. Kang And C. Chui</i>	
26.4 A NOVEL FLASH-ION-SENSITIVE FIELD-EFFECT TRANSISTOR (FISFET) WITH HFO₂/GD₂O₃(GD) NANO-CRYSTAL/SIO₂ SENSING MEMBRANES UNDER SUPER NERNSTIAN PHENOMENON FOR PH AND UREA DETECTION	559
<i>T.-F. Lu, J.-C. Wang, C.-S. Lai, C.-M. Yang, M.-H. Wu, C.-P. Liu, R. Huang And Y.-C. Fang</i>	
26.5 HIGHLY SENSITIVE AND SELECTIVE LABEL-FREE DETECTION OF CARDIAC BIOMARKERS IN BLOOD SERUM WITH SILICON NANOWIRE BIOSENSORS	563
<i>G.-J. Zhang, Z. Luo, M. Huang, G. Tay, E.-J. Lim And Y. Chen</i>	
26.6 A NOVEL MODEL FOR (PERCOLATING) NANONET CHEMICAL SENSORS FOR MICROARRAY-BASED E-NOSE APPLICATIONS	567
<i>J. Go, V. Sysoev, A. Kolmakov, N. Pimparkar And M. Alam</i>	

SESSION 27: MEMORY TECHNOLOGY – 3D MEMORY: NON-VOLATILE MEMORY ARCHITECTURES

27.1 A STACKABLE CROSS POINT PHASE CHANGE MEMORY	571
<i>D. Kau, S. Tang, I. Karpov, R. Dodge, B. Klehn, J. Kalb, J. Strand, A. Diaz, N. Leung, J. Wu, S. Lee, T. Langtry, K.-W. Chang, C. Papagianni, J. Lee, J. Hirst, S. Erra, E. Flores, N. Righos, H. Castro And G. Spadini</i>	
27.2 MONOLITHIC INTEGRATION OF NEMS-CMOS WITH A FIN FLIP-FLOP ACTUATED CHANNEL TRANSISTOR (FINFACT)	575
<i>J.-W. Han, J.-H. Ahn, M.-W. Kim, J.-B. Yoon And Y.-K. Choi</i>	
27.3 OPTIMAL DEVICE STRUCTURE FOR PIPE-SHAPED BICS FLASH MEMORY FOR ULTRA HIGH DENSITY STORAGE DEVICE WITH EXCELLENT PERFORMANCE AND RELIABILITY	579
<i>M. Ishiduki, Y. Fukuzumi, R. Katsumata, M. Kito, M. Kido, H. Tanaka, Y. Komori, Y. Nagata, T. Fujiwara, T. Maeda, Y. Mikajiri, S. Oota, M. Honda, Y. Iwata, R. Kirisawa, H. Aochi And A. Nitayama</i>	
27.4 STUDY OF SUB-30NM THIN FILM TRANSISTOR (TFT) CHARGE-TRAPPING (CT) DEVICES FOR 3D NAND FLASH APPLICATION	583
<i>T.-H. Hsu, H.-T. Lue, C.-C. Hsieh, E.-K. Lai, C.-P. Lu, S.-P. Hong, M.-T. Wu, F. Hsu, N. Lien, J.-Y. Hsieh, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. Liu And C.-Y. Lu</i>	
27.5 ONE-TRANSISTOR NONVOLATILE SRAM (ONSRAM) ON SILICON NANOWIRE SONOS	587
<i>S.-W. Ryu, J.-W. Han, D.-I. Moon And Y.-K. Choi</i>	
27.6 A STACKED SONOS TECHNOLOGY, UP TO 4 LEVELS AND 6NM CRYSTALLINE NANOWIRES, WITH GATE-ALL-AROUND OR INDEPENDENT GATES (Φ-FLASH), SUITABLE FOR FULL 3D INTEGRATION	591
<i>A. Hubert, E. Nowak, K. Tachi, V. Maffini-Alvaro, C. Vizioz, C. Arvet, J.-P. Colonna, J.-M. Hartmann, V. Loup, L. Baud, S. Pauliac, V. Delaye, C. Carabasse, G. Molas, G. Ghibaud, B. De Salvo, O. Faynot And T. Ernst</i>	
27.7 FUTURE DIRECTIONS OF NON-VOLATILE MEMORY IN COMPUTE APPLICATIONS	595
<i>A. Fazio</i>	

SESSION 28: CMOS DEVICES AND TECHNOLOGY – ADVANCED HIGH-K METAL GATE SOC AND HIGH PERFORMANCE CMOS PLATFORMS

28.1 A 32NM SOC PLATFORM TECHNOLOGY WITH 2ND GENERATION HIGH-K/METAL GATE TRANSISTORS OPTIMIZED FOR ULTRA LOW POWER, HIGH PERFORMANCE, AND HIGH DENSITY PRODUCT APPLICATIONS	599
<i>C.-H. Jan, M. Agostinelli, M. Buehler, Z.-P. Chen, S.-J. Choi, G. Curello, H. Deshpande, S. Gannavaram, W. Hafez, U. Jalan, M. Kang, P. Kolar, K. Komeyli, B. Landau, A. Lake, N. Lazo, S.-H. Lee, T. Leo, J. Lin, N. Lindert, S. Ma, L. McGill, C. Meining, A. Paliwal, J. Park, K. Phoa, I. Post, N. Pradhan, M. Prince, A. Rahman, J. Rizk, L. Rockford, G. Sacks, A. Schmitz, H. Tashiro, C. Tsai, P. Vandervoorn, J. Xu, L. Yang, J.-Y. Yeh, J. Yip, K. Zhang, Y. Zhang, P. Bai</i>	
28.2 COMPETITIVE AND COST EFFECTIVE HIGH-K BASED 28NM CMOS TECHNOLOGY FOR LOW POWER APPLICATIONS	603
<i>F. Arnaud, A. Thean, M. Eller, M. Lipinski, Y. Teh, M. Ostermayr, K. Kang, N. Kim, K. Ohuchi, J.-P. Han, D. Nair, J. Lian, S. Uchimura, S. Kohler, S. Miyaki, P. Ferreira, J.-H. Park, M. Hamaguchi, K. Miyashita, R. Augur, Q. Zhang, K. Strahrenberg, S. Elgh</i>	
28.3 A NOVEL "HYBRID" HIGH-K/METAL GATE PROCESS FOR 28NM HIGH PERFORMANCE CMOSFETS	607
<i>C. Lai, C. Lin, L. Cheng, C. Hsu, J. Tseng, T. Chiang, C. Chou, Y. Chen, C. Yu, S. Hsu, C. Chen, Z. Lee, J. Lin, C. Yang, G. Ma And S. Chien</i>	
28.4 HIGH PERFORMANCE 32NM LOGIC TECHNOLOGY FEATURING 2ND GENERATION HIGH-K + METAL GATE TRANSISTORS	611
<i>P. Packan, S. Akbar, M. Armstrong, D. Bergstrom, M. Brazier, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, J. Jopling, C. Kenyon, S.-H. Lee, M. Liu, S. Lodha, B. Mattis, A. Murthy, L. Neiberg, J. Neiryneck, S. Pae, C. Parker, L. Pipes, J. Sebastian, J. Seiple, B. Sell, A. Sharma, S. Sivakumar, B. Song, A. St. Amour, K. Tone, T. Troeger, C. Weber, K. Zhang, Y. Luo, S. Natarajan</i>	
28.5 ULTRA LOW-EOT (5 Å) GATE-FIRST AND GATE-LAST HIGH PERFORMANCE CMOS ACHIEVED BY GATE-ELECTRODE OPTIMIZATION	615
<i>L.-Å. Ragnarsson, Z. Li, J. Tseng, T. Schram, E. Rohr, M. Cho, T. Kauerauf, T. Conard, Y. Okuno, B. Parvais, P. Absil, S. Biesemans And T. Hoffmann</i>	

28.6 HYBRID FDSOI/BULK HIGH-K/METAL GATE PLATFORM FOR LOW POWER (LP) MULTIMEDIA TECHNOLOGY	619
<i>C. Fenouillet-Beranger, P. Perreau, L. Pham-Nguyen, S. Denorme, F. Andrieu, L. Tosti, L. Brevard, O. Weber, S. Barnola, T. Salvetat, X. Garros, M. Cassé, C. Leroux, J. Noel, O. Thomas, B. Le-Gratiet, F. Baron, M. Gatefait, Y. Campidelli, F. Abbate, C. Per</i>	
28.7 16NM FUNCTIONAL 0.039μm^2 6T-SRAM CELL WITH NANO INJECTION LITHOGRAPHY, NANOWIRE CHANNEL, AND FULL TIN GATE	623
<i>H.-Y. Chen, C.-C. Chen, F.-K. Hsueh, J.-T. Liu, C.-Y. Shen, C.-C. Hsu, S.-L. Shy, B.-T. Lin, H.-T. Chuang, C.-S. Wu, C. Hu, C.-C. Huang And F.-L. Yang</i>	
28.8 TRIGATE 6T SRAM SCALING TO 0.06 μm^2	626
<i>M. Guillorn, J. Chang, A. Pyzyrna, S. Engelmann, E. Joseph, B. Fletcher, C. Cabral Jr., C.-H. Lin, A. Bryant, M. Darnon, J. Ott, C. Lavoie, M. Frank, L. Gignac, J. Newbury, C. Wang, D. Klaus, E. Kratschmer, J. Bucchignano, B. To, W. Graham, I. Lauer, E. Si</i>	

SESSION 29: PROCESS TECHNOLOGY – SI CHANNEL ENGINEERING AND GE TECHNOLOGIES

29.1 STEEP CHANNEL PROFILES IN N/PMOS CONTROLLED BY BORON-DOPED SI:C LAYERS FOR CONTINUAL BULK-CMOS SCALING	629
<i>A. Hokazono, H. Itokawa, I. Mizushima, S. Kawanaka, S. Inaba And Y. Toyoshima</i>	
29.2 FIRST CMOS INTEGRATION OF ULTRA THIN BODY AND BOX (UTB²) STRUCTURES ON BULK DIRECT SILICON BONDED (DSB) WAFER WITH MULTI-SURFACE ORIENTATIONS	633
<i>G. Bidal, F. Boetf, S. Denorme, C. Laviron, K. Bourdelle, N. Loubet, Y. Campidelli, R. Beneyton, H. Moriceau, F. Fournel, P. Morin, S. Barnola, T. Salvetat, P. Perreau, P. Gouraud, F. Leverd, B. Le-Gratiet, J. Huguenin, D. Fleury, K. Kusiaku, A. Cros, C. Leyris, S. Haendler, C. Borowiak, L. Clement, R. Pantel, G. Ghibaud, T. Skotnicki</i>	
29.3 HIGH PERFORMANCE GEO₂/GE NMOSFETS WITH SOURCE/DRAIN JUNCTIONS FORMED BY GAS PHASE DOPING	637
<i>K. Morii, T. Iwasaki, R. Nakane, M. Takenaka And S. Takagi</i>	
29.4 HIGH PERFORMANCE N-MOSFETS WITH NOVEL SOURCE/DRAINON SELECTIVELY GROWN GE ON SI FOR MONOLITHIC INTEGRATION	641
<i>H.-Y. Yu, M. Kobayashi, W. Jung, A. Okyay, Y. Nishi And K. Saraswat</i>	
29.5 A COMPREHENSIVE STUDY OF GE_{1-x}SI_x ON GE FOR THE GE NMOSFETS WITH TENSILE STRESS, SHALLOW JUNCTIONS AND REDUCED LEAKAGE	645
<i>G.-L. Luo, S.-C. Huang, C.-T. Chung, D. Heh, C.-H. Chien, C.-C. Cheng, Y.-J. Lee, W.-F. Wu, C.-C. Hsu, M.-L. Kuo, J.-Y. Yao, M.-N. Chang, C.-W. Liu, C. Hu, C.-Y. Chang And F.-L. Yang</i>	
29.6 COMPREHENSIVE STUDY OF GEO₂ OXIDATION, GEO DESORPTION AND GEO₂-METAL INTERACTION – UNDERSTANDING OF GE PROCESS KINETICS FOR PERFECT INTERFACE CONTROL-	649
<i>K. Kita, S. Wang, M. Yoshida, C. Lee, K. Nagashio, T. Nishimura And A. Toriumi</i>	

SESSION 30: MODELING AND SIMULATION – NOISE AND FLUCTUATIONS

30.1 COMPACT MODEL FOR LAYOUT DEPENDENT VARIABILITY	653
<i>H. Aikawa, T. Sanuki, A. Sakata, E. Morifuji, H. Yoshimura, T. Asami, H. Otani And H. Oyamatsu</i>	
30.2 STATISTICAL ENHANCEMENT OF COMBINED SIMULATIONS OF RDD AND LER VARIABILITY: WHAT CAN SIMULATION OF A 10⁵ SAMPLE TEACH US?	657
<i>D. Reid, C. Millar, G. Roy, S. Roy And A. Asenov</i>	
30.3 DESIGN SPACE AND SCALABILITY EXPLORATION OF 1T-1STT MTJ MEMORY ARRAYS IN THE PRESENCE OF VARIABILITY AND DISTURBANCES	661
<i>A. Raychowdhury, D. Somasekhar, T. Karnik And V. De</i>	
30.4 IMPACT OF INTERFACE STATES ON MOS TRANSISTOR MISMATCH	665
<i>P. Andricciola, H. Tuinhout, B. De Vries, N. Wils, A. Scholten And D. Klaassen</i>	
30.5 STATISTICAL MODEL FOR MOSFET LOW-FREQUENCY NOISE UNDER CYCLO-STATIONARY CONDITIONS	669
<i>G. Wirth, R. Silva, P. Srinivasan, J. Krick And R. Brederlow</i>	
30.6 COMPACT MODELING OF FLICKER NOISE VARIABILITY IN SMALL SIZE MOSFETS	673
<i>T. Morshed, M. Dunga, J. Zhang, D. Lu, A. Niknejad And C. Hu</i>	

30.7 DISTRIBUTED-POOLE-FRENKEL MODELING OF ANOMALOUS RESISTANCE SCALING AND FLUCTUATIONS IN PHASE-CHANGE MEMORY (PCM) DEVICES	677
<i>D. Fugazza, D. Ielmini, S. Lavizzari And A. Lacaita</i>	

SESSION 31: CHARACTERIZATION, RELIABILITY AND YIELD – BTI AND MEMORY

31.1 SWITCHING OXIDE TRAPS AS THE MISSING LINK BETWEEN NEGATIVE BIAS TEMPERATURE INSTABILITY AND RANDOM TELEGRAPH NOISE	681
<i>T. Grasser, H. Reisinger, W. Goes, T. Aichinger, P. Hehenberger, P.-J. Wagner, M. Nelhiebel, J. Franco And B. Kaczer</i>	
31.2 ON THE DIFFERENCES BETWEEN ULTRA-FAST NBTI MEASUREMENTS AND REACTION-DIFFUSION THEORY	685
<i>A. Islam, S. Mahapatra, S. Deora, V. Maheta And M. Alam</i>	
31.3 CAN THE REACTION-DIFFUSION MODEL EXPLAIN GENERATION AND RECOVERY OF INTERFACE STATES CONTRIBUTING TO NBTI?	689
<i>Z. Teo, D. Ang And K. See</i>	
31.4 NEW DEGRADATION MECHANISMS AND RELIABILITY PERFORMANCE IN TUNNELING FIELD EFFECT TRANSISTORS	693
<i>G. Jiao, Z. Chen, H. Yu, X.-Y. Huang, D. Huang, N. Singh, G. Lo, D.-L. Kwong And M.-F. Li</i>	
31.5 RELIABILITY OF BARRIER ENGINEERED CHARGE TRAPPING DEVICES FOR SUB-30NM NAND FLASH	697
<i>R. Liu, H.-T. Lue, K.-C. Chen And C.-Y. Lu</i>	
31.6 RESOLVING FAST V_{TH} TRANSIENTS AFTER PROGRAM/ERASE OF FLASH MEMORY STACKS AND THEIR RELATION TO ELECTRON AND HOLE DEFECTS	701
<i>M. Toledano-Luque, R. Degraeve, M. Zahid, B. Kaczer, J. Kittl, M. Jurczak, G. Groeseneken And J. Van Houdt</i>	
31.7 UNDERSTANDING AMORPHOUS STATES OF PHASE-CHANGE MEMORY USING FRENKEL-POOLE MODEL	705
<i>Y.-H. Shih, M.-H. Lee, M. Breitwisch, R. Cheek, J.-Y. Wu, B. Rajendran, Y. Zhu, E.-K. Lai, C.-F. Chen, H.-Y. Cheng, A. Schrott, E. Joseph, R. Dasaka, S. Raoux, H.-L. Lung And C. Lam</i>	

SESSION 32: CHARACTERIZATION, RELIABILITY AND YIELD – RANDOM TELEGRAPH NOISE

32.1 NEW ANALYSIS METHODS FOR COMPREHENSIVE UNDERSTANDING OF RANDOM TELEGRAPH NOISE	709
<i>T. Nagumo, K. Takeuchi, S. Yokogawa, K. Imai And Y. Hayashi</i>	
32.2 CHARACTERIZATION OF OXIDE TRAPS LEADING TO RTN IN HIGH-K AND METAL GATE MOSFETS	713
<i>S. Lee, H.-J. Cho, Y. Son, D. Lee And H. Shin</i>	
32.3 IMPACT OF RANDOM TELEGRAPH SIGNALS ON V_{MIN} IN 45NM SRAM	717
<i>S. Toh, Y. Tsukamoto, Z. Guo, L. Jones, T.-J. King Liu And B. Nikolic</i>	
32.4 REDUCTION OF RANDOM TELEGRAPH NOISE IN HIGH-K/METAL-GATE STACKS FOR 22 NM GENERATION FETS	721
<i>N. Tega, H. Miki, Z. Ren, C. D'Emic, Y. Zhu, D. Frank, J. Cai, M. Guillorn, D.-G. Park, W. Haensch And K. Torii</i>	
32.5 EFFECT OF BOTTOM ELECTRODE OF RERAM WITH Ta_2O_5/TiO_2 STACK ON RTN AND RETENTION	725
<i>M. Terai, Y. Sakotsubo, Y. Saito, S. Kotsuji And H. Hada</i>	
32.6 A NEW AND SIMPLE EXPERIMENTAL APPROACH TO CHARACTERIZING THE CARRIER TRANSPORT AND RELIABILITY OF STRAINED CMOS DEVICES IN THE QUASI-BALLISTIC REGIME	729
<i>E. R. Hsieh, S. Chung, P. Liu, W. Chiang, C. Tsai, W. Teng, C. Li, T. Kuo, Y. Wang, C. Yang, C. Tsai And G. Ma</i>	

SESSION 33: DISPLAYS, SENSORS AND MEMS – MICRO-RESONATORS AND RF MEMS

33.1 TEMPERATURE COMPENSATED SOLIDLY MOUNTED BULK ACOUSTIC WAVE RESONATORS WITH OPTIMUM PIEZOELECTRIC COUPLING COEFFICIENT	733
<i>M. Abd Allah, J. Kaitila, R. Thalhammer, W. Weber And D. Schmitt-Landsiedel</i>	
33.2 TEMPERATURE COMPENSATION OF SILICON MICROMECHANICAL RESONATORS VIA DEGENERATE DOPING	737
<i>A. Samarao And F. Ayazi</i>	

33.3 SELF-SUSTAINED LOW POWER OSCILLATOR BASED ON VIBRATING BODY FIELD EFFECT TRANSISTOR.....	741
<i>D. Grogg, S. Ayöz And A. Ionescu</i>	
33.4 BEOL EMBEDDED RF-MEMS SWITCH FOR MM-WAVE APPLICATIONS	745
<i>M. Kaynak, K. Ehwald, J. Drews, R. Scholz, F. Korndörfer, D. Knoll, B. Tillack, R. Barth, M. Birkholz, K. Schulz, Y. Sun, D. Wolansky, S. Leidich, S. Kurth And Y. Gurbuz</i>	
33.5 LOW-LOSS MEMS BAND-PASS FILTERS WITH IMPROVED OUT-OF-BAND REJECTION BY EXPLOITING INDUCTIVE PARASITICS.....	749
<i>Y. Shim, R. Tabrizian, F. Ayazi And M. Rais-Zadeh</i>	
33.6 HIGHLY TUNABLE BAND-STOP FILTERS BASED ON AIN RF MEM CAPACITIVE SWITCHES WITH INDUCTIVE ARMS AND ZIPPING CAPACITIVE COUPLING	753
<i>M. Fernández-Bolaños, T. Lisee, C. Dehollain, D. Tsamados, P. Nicole And A. Ionescu</i>	
33.7 DESIGN AND RELIABILITY OF A MICRO-RELAY TECHNOLOGY FOR ZERO-STANDBY-POWER DIGITAL LOGIC APPLICATIONS.....	757
<i>H. Kam, V. Pott, R. Nathanael, J. Jeon, E. Alon And T.-J. King Liu</i>	
33.8 BODY-BIASED COMPLEMENTARY LOGIC IMPLEMENTED USING ALN PIEZOELECTRIC MEMS SWITCHES.....	761
<i>N. Sinha, T. Jones, Z. Guo And G. Piazza</i>	

SESSION 34: MEMORY TECHNOLOGY – FLASH MEMORY

34.1 INVESTIGATION OF BALLISTIC CURRENT IN SCALED FLOATING-GATE NAND FLASH AND A SOLUTION	765
<i>S. Raghunathan, T. Krishnamohan, K. Parat And K. Saraswat</i>	
34.2 THE NEW PROGRAM/ERASE CYCLING DEGRADATION MECHANISM OF NAND FLASH MEMORY DEVICES	769
<i>A. Fayrushin, K. Seol, J. Na, S. Hur, J. Choi And K. Kim</i>	
34.3 A NOVEL PLANAR FLOATING-GATE (FG) / CHARGE-TRAPPING (CT) NAND DEVICE USING BE-SONOS INTER-POLY DIELECTRIC (IPD).....	773
<i>H.-T. Lue, P.-Y. Du, T.-H. Hsu, Y.-H. Hsiao, S.-C. Lai, S.-Y. Wang, S.-P. Hong, M.-T. Wu, F. Hsu, N. Lien, C.-P. Lu, J.-Y. Hsieh, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. Liu And C.-Y. Lu</i>	
34.4 RELIABILITY IMPROVEMENT IN PLANAR MONOS CELL FOR 20NM-NODE MULTI-LEVEL NAND FLASH MEMORY AND BEYOND.....	777
<i>W. Sakamoto, T. Yaegashi, T. Okamura, T. Toba, K. Komiyama, K. Sakuma, Y. Matsunaga, Y. Ishibashi, H. Nagashima, M. Sugi, N. Kawada, M. Umemura, M. Kondo, T. Izumida, N. Aoki And T. Watanabe</i>	
34.5 POTENTIAL WELL ENGINEERING BY PARTIAL OXIDATION OF TIN FOR HIGH-SPEED AND LOW-VOLTAGE FLASH MEMORY WITH GOOD 125°C DATA RETENTION AND EXCELLENT ENDURANCE	781
<i>G. Zhang, C. Ra, H.-M. Li, C. Yang And W. Yoo</i>	
34.6 UNDERSTANDING STI EDGE FRINGING FIELD EFFECT ON THE SCALING OF CHARGE-TRAPPING (CT) NAND FLASH AND MODELING OF INCREMENTAL STEP PULSE PROGRAMMING (ISPP).....	785
<i>H.-T. Lue, T.-H. Hsu, Y.-H. Hsiao, S.-C. Lai, E.-K. Lai, S.-P. Hong, M.-T. Wu, F. Hsu, N. Lien, C.-P. Lu, S.-Y. Wang, J.-Y. Hsieh, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. Liu And C.-Y. Lu</i>	
34.7 PROGRAM CHARGE EFFECT ON RANDOM TELEGRAPH NOISE AMPLITUDE AND ITS DEVICE STRUCTURAL DEPENDENCE IN SONOS FLASH MEMORY	789
<i>J.-P. Chiu, Y.-L. Chou, H.-C. Ma, T. Wang, S.-H. Ku, N.-K. Zou, V. Chen, W.-P. Lu, K.-C. Chen And C.-Y. Lu</i>	

SESSION 35: QUANTUM, POWER AND COMPOUND SEMICONDUCTORS – CMOS COMPATIBLE, HIGH MOBILITY III-V DEVICES

35.1 HIGH-PERFORMANCE INSB BASED QUANTUM WELL FIELD EFFECT TRANSISTORS FOR LOW-POWER DISSIPATION APPLICATIONS	793
<i>T. Ashley, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, J. Maclean, S. Smith, A. Tang, D. Wallis And P. Webber</i>	
35.2 MONOLITHIC INTEGRATION OF INSB HALL-EFFECT DEVICES WITH SI LSI ON SI SUBSTRATE	797
<i>Y. Kunimi, A. Sakurai, S. Akiyama, H. Fujita, Y. Shibata, K. Nagakura, Y. Noma, T. Yamamoto And Y. Yamaha</i>	

35.3 ENGINEERING OF STRAINED III-V HETEROSTRUCTURES FOR HIGH HOLE MOBILITY	801
<i>A. Nainani, S. Raghunathan, D. Witte, M. Kobayashi, T. Irisawa, T. Krishnamohan, K. Saraswat, B. Bennett, M. Ancona And B. Boos</i>	
35.4 EXTRACTION OF VIRTUAL-SOURCE INJECTION VELOCITY IN SUB-100 NM III-V HFETS	805
<i>D.-H. Kim, J. Del Alamo, D. Antoniadis And B. Brar</i>	
35.5 NEW INSIGHT INTO FERMI-LEVEL UNPINNING ON GAAS: IMPACT OF DIFFERENT SURFACE ORIENTATIONS	809
<i>M. Xu, K. Xu, R. Contreras, M. Milojevic, T. Shen, O. Koybasi, Y. Wu, R. Wallace And P. Ye</i>	

SESSION 36: PROCESS TECHNOLOGY – ADVANCED INTERCONNECT TECHNOLOGIES FOR CMOS APPLICATIONS

36.1 OPTIMIZATION OF METALLIZATION PROCESSES FOR 32-NM-NODE HIGHLY RELIABLE ULTRALOW-K (K=2.4)/CU MULTILEVEL INTERCONNECTS INCORPORATING A BILAYER LOW-K BARRIER CAP (K=3.9)	813
<i>M. Iguchi, S. Yokogawa, H. Aizawa, Y. Kakuhara, H. Tsuchiya, N. Okada, K. Imai, M. Tohara, K. Fujii And T. Watanabe</i>	
36.2 FEASIBILITY STUDY OF 70NM PITCH CU/POROUS LOW-K D/D INTEGRATION FEATURING EUV LITHOGRAPHY TOWARD 22NM GENERATION	817
<i>N. Nakamura, N. Oda, E. Soda, N. Hosoi, A. Gawase, H. Aoyama, Y. Tanaka, D. Kawamura, S. Chikaki, M. Shiohara, N. Tarumi, S. Kondo, I. Mori And S. Saito</i>	
36.3 TOP-GATED FETS/INVERTERS WITH DIBLOCK COPOLYMER SELF-ASSEMBLED 20 NM CONTACT HOLES	821
<i>L.-W. Chang, T. Lee, C. Wann, C.-Y. Chang And H.-S. P. Wong</i>	
36.4 CHIP-LEVEL AND PACKAGE-LEVEL SEAMLESS INTERCONNECT TECHNOLOGIES FOR ADVANCED PACKAGING	825
<i>S. Yamamichi, K. Mori, K. Kikuchi, H. Murai, D. Ohshima, Y. Nakashima, K. Soejima, M. Kawano And T. Murakami</i>	
36.5 RF PERFORMANCE UPGRADING OF LOW-POWER 40NM-NODE CMOS DEVICES BY EXTREMELY LOW-RESISTANCE PARTIALLY-THICKENED LOCAL (PTL)-INTERCONNECTS	829
<i>K. Hijioka, J. Kawahara, M. Narihito, I. Kume, A. Tanabe, H. Nagase, H. Yamamoto, N. Inoue, T. Takeuchi, T. Onodera, S. Saito, N. Furutake And Y. Hayashi</i>	

SESSION 37: MODELING AND SIMULATION – EMERGING DEVICES

37.1 MULTILAYER GRAPHENE NANORIBBON FOR 3D STACKING OF THE TRANSISTOR CHANNEL	833
<i>Y. Ouyang, H. Dai And J. Guo</i>	
37.2 PHYSICAL INSIGHTS ON GRAPHENE NANORIBBON MOBILITY THROUGH ATOMISTIC SIMULATIONS	837
<i>A. Betti, G. Fiori, G. Iannaccone And Y. Mao</i>	
37.3 A COMPUTATIONAL EVALUATION OF THE DESIGNS OF A NOVEL NANO-ELECTROMECHANICAL SWITCH BASED ON BILAYER GRAPHENE NANORIBBON	841
<i>K. Lam And G. Liang</i>	
37.4 SIMULATION STUDY OF SWITCHING MECHANISM IN CARBON-BASED RESISTIVE MEMORY WITH MOLECULAR DYNAMICS AND EXTENDED HÜCKEL THEORY-BASED NEGF METHOD	845
<i>X. Guan, Y. He, L. Zhao, J. Zhang, Y. Wang, H. Qian And Z. Yu</i>	
37.5 1D BROKEN-GAP TUNNEL TRANSISTOR WITH MOSFET-LIKE ON-CURRENTS AND SUB-60MV/DEC SUBTHRESHOLD SWING	849
<i>S. Koswatta, S. Koester And W. Haensch</i>	
37.6 PERFORMANCE COMPARISONS OF TUNNELING FIELD-EFFECT TRANSISTORS MADE OF INSB, CARBON, AND GASB-INAS BROKEN GAP HETEROSTRUCTURES	853
<i>M. Luisier And G. Klimeck</i>	
37.7 A NON-ITERATIVE COMPACT MODEL FOR CARBON NANOTUBE FETS INCORPORATING SOURCE EXHAUSTION EFFECTS	857
<i>L. Wei, D. Frank, L. Chang And H.-S. P. Wong</i>	

37.8 MODELING AND OPTIMIZATION OF POLYMER BASED BULK HETEROJUNCTION (BH) SOLAR CELL	861
<i>B. Ray, P. Nair, R. Garcia And M. Alam</i>	

**SESSION 38: SOLID-STATE AND NANOELECTRONIC DEVICES – DEVICES AND CIRCUITS
BASED ON NANOWIRES AND SOLID-ELECTROLYTE SWITCHES**

38.1 NANOWIRE BASED ELECTRONICS: CHALLENGES AND PROSPECTS	865
<i>W. Lu</i>	
38.2 CMOS COMPATIBLE GE/SI CORE/SHELL NANOWIRE GATE-ALL-AROUND PMOSFET INTEGRATED WITH HFO₂/TAN GATE STACK	869
<i>J. Peng, N. Singh, G.-Q. Lo, D.-L. Kwong And S. Lee</i>	
38.3 EXCIMER LASER-ANNEALED DOPANT SEGREGATED SCHOTTKY (ELA-DSS) SI NANOWIRE GATE-ALL-AROUND (GAA) PFET WITH NEAR ZERO EFFECTIVE SCHOTTKY BARRIER HEIGHT (SBH)	873
<i>Y. Chin, K. Pey, N. Singh, G. Lo, L. Tan, G. Zhu, X. Zhou, X. Wang And H. Zheng</i>	
38.4 INTEGRATED CIRCUITS USING TOP-GATE ZNO NANOWIRE TRANSISTORS WITH ULTRATHIN ORGANIC GATE DIELECTRIC	877
<i>D. Kälblein, H. Böttcher, R. Weitz, U. Zschieschang, K. Kern And H. Klauk</i>	
38.5 HIGHLY SCALABLE NONVOLATILE TIOX/TASIOY SOLID-ELECTROLYTE CROSSBAR SWITCH INTEGRATED IN LOCAL INTERCONNECT FOR LOW POWER RECONFIGURABLE LOGIC	881
<i>M. Tada, T. Sakamoto, Y. Tsuji, N. Banno, Y. Saito, Y. Yabe, S. Ishida, M. Terai, S. Kotsuji, N. Iguchi, M. Aono, H. Hada And N. Kasai</i>	

Author Index