

2010 11th International Symposium on Quality Electronic Design

(ISQED 2010)

**San Jose, California, USA
22-24 March 2010**



**IEEE Catalog Number: CFP10250-PRT
ISBN: 978-1-4244-6454-8**

ISQED 2010 – Table of Contents

1A: SRAM Manufacturability

Chair: Saraju Mohanty - Univ of North Texas; Co-Chair: Valeriy Sukharev - Mentor Graphics

1A.1: Limits of Bias Based Assist Methods in Nano-Scale 6T SRAM	1
RandyW.Mann, Satyanand Nalam, Jiajing Wang, Benton H.Calhoun – University of Virginia	
1A.2: Variability Resilient Low-power 7T-SRAM Design for nano-Scaled Technologies	9
Touqeer Azam, Binjie Cheng, David R.S. Cumming – University of Glasgow	
1A.3: Robust Importance Sampling for Efficient SRAM Yield Analysis	15
Takanori Date, Shiho Hagiwara], Kazuya Masu –Tokyo Institute of Technology; Takashi Sato – Kyoto Univ"	
1A.4: An Accurate Modeling Method Utilizing Application Specific Statistical Information and Its Application to SRAM Yield Estimation	22
Hidetoshi Matsuoka, Hiroshi Ikeda, Hiroyuki Higuchi, Yoshinori Tomita – Fujitsu Microelectronics Ltd	

1B: Mixed Signal and Power Control Circuits

Chairs: Syed Alam, Mark Budnik

1B.1: Adaptive Power Gating for Function Units in a Microprocessor	29
Kimiyoshi Usami, Tatsunori Hashida, Satoshi Koyama, Tatsuya Yamamoto – Shibaura Inst of Technology; Daisuke Ikebuchi, Hideharu Amano – Keio Univ; Mitaro Namiki – Tokyo Univ of Agriculture & Technology; Masaaki Kondo – The University of Electro-Communications; Hiroshi Nakamura – University of Tokyo	
1B.2: A Dual-Level Adaptive Supply Voltage System for Variation Resilience	38
Kyu-Nam Shim, Jiang Hu, Jose Silva-Martinez – Texas A&M University	
1B.3: A Low Power Charge-Redistribution ADC With Reduced Capacitor Array	44
Mallik Kandala, Ramgopal Sekar, Chenglong Zhang, Haibo Wang – Southern Illinois Univ-Carbondale	
1B.4: Leakage Current Analysis for Intra-Chip Wireless Interconnects	49
Ankit More and Baris Taskin – Drexel University	

1C: Guaranteeing Timing Performance

Chairs: James Lei, Prof. Fujita

1C.1: Toward Effective Utilization of Timing Exceptions in Design Optimization	54
Kwangok Jeong, Andrew B. Kahng, Seokhyeong Kang -- UC. San Diego	
1C.2: Useful Clock Skew Optimization Under a Multi-Corner Multi-Code Design Framework	62
Weixiang Shen, Yici Cai, Yongqiang Lu, Qiang Zhou -- Tsinghua University Wei Chen -- Magma Design Automation Inc.; Jiang Hu -- Texas A&M University"	
1C.3: Clock Buffer Polarity Assignment Considering the Effect of Delay Variations	69
Minseok Kang and Taewhan Kim -- Seoul National University	
1C.4: Linear Time Calculation of State-Dependent Power Distribution Network Capacitance	75
Shiho Hagiwara, Koh Yamanaga, Kazuya Masu – Tokyo Institute of Technology; Ryo Takahashi -- The University of Tokyo; Takashi Sato -- Kyoto University	

1D: Analog Design For Reliability

Chairs: Srinivas Bodapati, Payman Zarkesh-Ha

1D.1: Implementing Self-Testing and Self-Repairing Analog Circuits on Field Programmable Analog Array	81
Venkata Naresh Mudhiredy, Saravanan Ramamoorthy, Haibo Wang – Southern Illinois Univ Carbondale	
1D.2: BSIM4-Based Lateral Diode Model for LNA Co-Designed with ESD Protection Circuit	87
Ming-Ta Yang, Yang Du, Charles Teng, Tony Chang, Eugene Worley, Ken Liao, You-Wen Yau and Geoffrey Yeap – Qualcomm	
1D.3: Hot Carrier Effects on CMOS Phase-Locked Loop Frequency Synthesizers	92
Yang Liu and Ashok Srivastava – Louisiana State University Baton Rouge	
1D.4: A Novel All Digital Fractional-N Frequency Synthesizer Architecture with Fast Acquisition and Low Spur	99
Jun Zhao and Yong-Bin Kim – Northeastern University	

2A: Lithography & Manufacturing

Chairs: Fedor Pikus, Valeriy Sukharev

2A.1: Photomasks and the Enablement of Circuit Design Complexity	103
Peter Buck, Franklin Kalk, Craig West – Toppan Photomasks, Inc	
2A.2: High Performance Source Optimization using a Gradient-Based Method in Optical Lithography	108
Yao Peng, Jinyu Zhang, Yan Wang, Zhiping Yu – Tsinghua University	
2A.3: Yield-constrained Digital Circuit Sizing via Sequential Geometric Programming	114
Yu Ben, Laurent El Ghaoui, Kameshwar Poolla, Costas J. Spanos – University of California, Berkeley	
2A.4: Assessing Chip-Level Impact of Double-Patterning Lithography	122
Kwangok Jeong, Andrew Kahng – University of California San Diego; Rasit Topaloglu – GlobalFoundries"	

2B: Power Aware Memory Design

Chairs: Dinesh Somasekhar, Jeffrey Fan

2B.1: A 2-Port 6T SRAM Bitcell Design with Multi-Port Capabilities at Reduced Area Overhead	131
Jawar Singh, Dhiraj Pradhan – University of Bristol; D.S. Aswar – India Dept of Telecommunication; S.P. Mohanty – University of North Texas USA"	
2B.2: Asymmetric 6T SRAM with Two-phase Write and Split Bitline Differential Sensing for Low Voltage Operation	139
Satyanand Nalam, Benton Calhoun – University of Virginia; Vikas Chandra, Cezary Pietrzyk, Robert Aitken – ARM"	
2B.3: A Robust and Low Power Dual Data Rate (DDR) Flip-Flop Using C-Elements	147
Srikanth V. Devarapalli, Payman Zarkesh-Ha, and Steven C. Suddarth – University of New Mexico	
2B.4: Optimizing Power and Throughput for M-Out-Of-N Encoded Asynchronous Circuits	151
Jun Xu, Ge Zhang, Weiwu Hu – Chinese Academy of Sciences; Ge Zhang, Weiwu Hu – Loogson Technology Corporation Limited"	

2D: Poster Session 1

Chairs: Kamesh Gadepally, Laliitha Immaneni

2D.1: Simultaneous Extraction of Effective Gate Length and Low-field Mobility in Non-uniform Devices	158
Vivek Joshi, Dennis Sylvester – University of Michigan; Kanak Agarwal, IBM Corp.	
2D.2: Statistical Static Timing Analysis Flow for Transistor Level Macros in a Microprocessor	163
Vivek Nandakumar, Malgorzata Marek-Sadowska – University of California Santa Barbara; David Newmark, Yaping Zhan – Advanced Micro Devices Inc	
2D.3: A Framework for Logic-Aware Layout Analysis	171
Patrick Gibson, Ziyang Lu, Fedor Pikus, Sridhar Srinivasan – Mentor Graphics Corp	
2D.4: P3 (Power-Performance-Process) Optimization of Nano-CMOS SRAM using Statistical DOE-ILP	176
Garima Thakral, Saraju Mohanty, Dhruva Ghai – University of North Texas; Dhiraj Pradhan – University of Bristol"	
2D.5: A Yield Improvement Methodology Based on Logic Redundant Repair with a Repairable Scan Flip-Flop Designed by Push Rule	184
Masanori Kurimoto, Jun Matsushima, Shigeki Ohbayashi, Yoshiaki Fukui, Michio Komoda and Nobuhiro Tsuda – Renesas Technology Corp.	
2D.6: A Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design	191
Bingbing Xia, Fei Qiao, Huazhong Yang, Hui Wang – Tsinghua University	
2D.7: "Condition-based" Dummy Fill Insertion Method Based on ECP and CMP Predictive Models	198
Izumi Nitta, Yuji Kanazawa, Daisuke Fukuda, Toshiyuki Shibuya, Naoki Idani, Masaru Ito, Osamu Yamasaki, Norihiro Harada, Takanori Hiramoto – Fujitsu	
2D.8: Analysis and Modeling of a Low Voltage Triggered SCR ESD Protection Clamp with the Very Fast Transmission Line Pulse Measurement	206
Jae-Young Park, Jong-Kyu Song, Chang-Soo Jang, Young-Sang Son, Dae-Woo Kim – Dongbu Hitek Co. Ltd.	
2D.9: On the Design of Different Concurrent EDC Schemes for S-Box and GF(p)	211
Jimson Mathew, Hafizur Rahaman, Dhiraj Pradhan – University of Bristol; Abusaleh Jabir – Oxford Brookes University; Saraju Mohanty – Univ of North Texas"	
2D.10: Adaptive HCI-aware Power Gating Structure	219
Kyung Ki Kim, Haiqing Nan, Ken Choi – Illinois Institute of Technology	

2D.11: Soft Error Rate Determination for Nanoscale Sequential Logic	225
Fan Wang – Juniper Network Inc.; Vishwani Agrawal – Auburn University	
2D.12: Ultra Low-voltage, Rail-to-Rail Input/Output Stage Operational Transconductance Amplifier (OTA) with High Linearity and its Application in a Gm-C filter	231
Farzan Rezaei and Seyed Javad Azhari – Iran University of Science and Technology (IUST)	
2D.13: A Novel Two-Dimensional Scan-Control Scheme for Test-Cost Reduction	237
Chia-Yi Lin and Hung-Ming Chen – National Chiao Tung University	
2D.14: Accelerating Trace Computation in Post-Silicon Debug	244
Johnny Kuan, Steven Wilton, Tor Aamodt – University of British Columbia	
2D.15: Structural Fault Collapsing by Superposition of BDDs for Test Generation in Digital Circuits.....	250
Raimund Ubar, Dmitri Mironov, Jaan Raik, Artur Jutman – Tallinn University of Technology	
2D.16: A Novel Probabilistic SET Propagation Method.....	258
Sreenivas Gangadhar and Spyros Tragoudas – Southern Illinois University Carbondale	
2D.17: Formal Verification of Full-Wave Rectifier using SPICE Circuit Simulation Traces.....	264
Kusum Lata and H S Jamadagni – Indian Institute of Science Bangalore	
2D.18: OBT Implementation on an OTA-C Band-pass Filter	271
Pablo Petrashin – Universidad Católica de Córdoba; Gabriela Peretti, Eduardo Romero – Universidad Tecnológica Nacional"	
2D.19: Fast Block-iterative Domain Decomposition Algorithm for IR Drop Analysis in Large Power Grid	277
Yu Zhong and Martin D. F. Wong – University of Illinois at Urbana Champaign	
2D.20: A Non-Parametric Approach to Behavioral Device Modeling	284
Dragoljub (Gagi) Drmanac, Brendon Bolin, Li-C. Wang – UCSB	

3A: Variability: Design, Test, and Characterization

Chairs: Peter O'Shea, Narendra Devta-Prasanna

3A.1: Robust Gate Sizing by Uncertainty Second Order Cone.....	291
Jin Sun and Janet Wang – The University of Arizona	
3A.2: Is Built-In Logic Redundancy Ready for Prime Time?.....	299
Chris Allsup – Synopsys Inc.	
3A.3: Variation-Aware Speed Binning of Multi-core Processors.....	307
John Sartori and Rakesh Kumar – University of Illinois at Urbana Champaign Ashish Pant and Puneet Gupta – UCLA"	
3A.4: Use of Scalable Parametric Measurement Macro to Improve Semiconductor Technology Characterization and Product Test	315
Jeanne Bickford, Nazmul Habib, John Goss, Robert McMahon, Rajiv Joshi, Rouwaida Kanj – IBM	
3A.5: Accurate Multi-Specification DPPM Estimation Using Layered Sampling Based Simulation.....	320
Ender Yilmaz – Arizona State University	

3B: Emerging Device and Design Techniques

Chairs: Paul Tong, Bao Liu

3B.1: Scalability of PCMO-based Resistive Switch Device in DSM Technologies.....	327
Yiran Chen, Wei Tian, Xiaobin Wang, Wenzhong Zhu – Seagate Technology LLC Hai Li – Polytechnic Institute of NYU"	
3B.2: A Low Power System with Adaptive Data Compression for Wireless Monitoring of Physiological Signals and its Application to Wireless Electroencephalography	333
Jeremy Tolbert, Pratik Kabali, Simeranjit Brar, Saibal Mukhopadhyay – Georgia Institute of Technology	
3B.3: Modeling and Analysis of III-V Logic FETs for Devices and Circuits: Sub-22nm Technology III-V SRAM Cell Design.....	342
Saeroonter Oh, Jeongha Park, S. Simon Wong, H.-S. Philip Wong – Stanford University	
3B.4: Die-level Leakage Power Analysis of FinFET Circuits Considering Process Variations.....	347
Prateek Mishra, Ajay Bhoj, Niraj Jha – Princeton University	
3B.5: Using Time-Aware Memory Sensing to Address Resistance Drift Issue in Multi-Level Phase Change Memory	356
Wei Xu and Tong Zhang – Rensselaer Polytechnic Institute	

3C: Power and Performance Issues in System-Level Design

Chairs: Lech Józwiak, Rajesh Bergei

3C.1: Minimizing the Power Consumption of a Chip Multiprocessor System under an Average Throughput Constraint	362
Mohammad Ghasemazar, Ehsan Pakbaznia, Massoud Pedram – University of Southern California	
3C.2: Design of Low-Power Variation Tolerant Signal Processing Systems with Adaptive Finite Word-length Configuration	372
Yang Liu – Juniper Networks; Jibang Liu, Tong Zhang – Rensselaer Polytechnic Institute"	
3C.3: Quality-driven Methodology for Demanding Accelerator Design.....	380
Lech Józwiak and Yahya Jan – Eindhoven University of Technology	
3C.4: Thermal-Aware Job Allocation and Scheduling for Three Dimensional Chip Multiprocessor.....	390
Shaobo Liu, Jingyi Zhang, Qing Wu, Qinru Qiu – State University of New York at Binghamton	
3C.5: Thermal-Aware Lifetime Reliability in Multicore Systems.....	399
Shengquan Wang – University of Michigan-Dearborn; Jian-Jia Chen – ETH Zurich"	

3D: Poster Session 2

Chairs: Kamesh Gadepally, Lalitha Immaneni

3D.1: A Comprehensive Model for Gate Delay under Process Variation and Different Driving and Loading Conditions.....	406
Mingzhi Gao, Zuocang Ye, Yao Peng, Yan Wang, Zhiping Yu – Tsinghua University	
3D.2: Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology.....	413
Vinayak Honkote and Baris Taskin – Drexel University	
3D.3: A MATLAB-Based Technique for Defect Level Estimation Using Data Mining of Test Fallout Data versus Fault Coverage.....	418
Kanad Chakraborty – Cypress Semiconductor	
3D.4: Constraint Analysis and Debugging for Multi-Million Instance SoC Designs	422
Long Fei, Loa Mize, Cho Moon, Bill Mullen, Sonia Singhal – Synopsys Inc	
3D.5: Variation Aware Guard-Banding For SOC Static Timing Analysis	428
Vee Kin Wong and Siong Kiong Teng – Intel Microelectronics (M) Sdn. Bhd.	
3D.6: Asymmetric Issues of FinFET Device after Hot Carrier Injection and Impact on Digital and Analog Circuits.....	432
Chenyue Ma, Hao Wang, Xiufang Zhang, Frank He, Yadong He, Xing Zhang, Xinnan Lin – Peking Univ	
3D.7: A Novel Low Voltage Current Compensated High Performance Current Mirror/NIC.....	437
Khalil Monfaredi, Hassan Faraji Baghtash, Seyed Javad Azhari – Iran University of Science and Technology (IUST)	
3D.8: Domino Gate with Modified Voltage Keeper.....	443
Jinhui Wang, Wuchen Wu, Ligang Hou – Beijing University of Technology; Na Gong – State University of New York at Buffalo	
3D.9: Leakage Temperature Dependency Modeling in System Level Analysis	447
Huang Huang, Gang Quan, Jeffrey Fan – Florida International University	
3D.10: Process Variation Tolerant On-Chip Communication Using Receiver and Driver Reconfiguration.....	453
Ethiopia Nigussie, Juha Plosila, Jouni Isoaho – University of Turku	
3D.11: Calibration of On-Chip Thermal Sensors using Process Monitoring Circuits.....	461
Basab Datta and Wayne Burleson – University of Massachusetts-Amherst	
3D.12: New SRAM Design Using Body Bias Technique for Ultra Low Power Applications.....	468
Fasrhad Moradi, Dag Wisland, Yngvar Berg, Tuan Vu Cao – University of Oslo; Hamid Mahmoodi – SanFrancisco State University; Fasrhad Moradi – Purdue University	
3D.13: Body Bias Driven Design Synthesis for Optimum Performance per Area.....	472
Maurice Meijer and Jose Pineda de Gyvez – NXP Semiconductors	
3D.14: Methodology to Ensure Circuit Robustness and Exceptional Silicon Quality while Proliferating Designs Across Process Revisions with High Productivity	478
Nitin Srimal – intsys	
3D.15: A Multilevel Multilayer Partitioning Algorithm For Three Dimensional Integrated Circuits	483
Yu Cheng Hu, Yin Lin Chung, Mely Chen Chi – Chung Yuan Christian University	
3D.16: Low Power Clock Gates Optimization For Clock Tree Distribution.....	488
Siong Kiong Teng – Intel Microelectronics; Dr Norhayati Soin – University of Malaya	
3D.17: An Innovative Method to Automate the Waiver of IP-Level DRC Violations	493
John Ferguson, Sandeep Koranne, David Abercrombie – Mentor Graphics	

3D.18: Post-Synthesis Sleep Transistor Insertion for Leakage Power Optimization in Clock Tree Networks	499
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alex Veidenbaum, Fadi Kurdahi – UC-Irvine	
3D.19: Antenna Violation Avoidance/Fixing for X-Clock Routing	508
Chia-Chun Tsai – Nanhua University; Chung-Chieh Kuo, Lin-Jeng Gu, Trong-Yen Lee – National Taipei University of Technology	
3D.20: Synthesis and Formal Verification of On-Chip Protocol Transducers through Decomposed Specification	515
Masahiro Fujita, Hideo Tanida, Tasuku Nishihara, Takeshi Matsumoto – University of Tokyo; Fei Gao – Fujitsu, Ltd.	
3D.21: Level Matrix Propagation for Reliability Analysis of Nano-scale Circuits based on Probabilistic Transfer Matrix	524
Hicham Ezzat and Lirida Naviner – Télécom ParisTech; Hicham Ezzat – Université Française d’Egypte	
3D.22: The Design of a Low-Power Low-Noise Phase Lock Loop	528
Abishek Mann, Amit Karalkar, Lili He, Morris Jones – San Jose State University	
3D.23: Novel Low-Power 12-bit SAR ADC for RFID Tags	532
Daniela De Venuto – Politecnico di Bari; Eduard Stikvoort; David Castro, Youri Ponomarev – NXP Semiconductors	
3D.24: Adaptive Task Allocation for Multiprocessor SoCs in Real-Time Energy Harvesting Systems	538
Tongquan Wei – East China Normal University; Yonghe Guo, Xiaodao Chen, Shiyuan Hu – Michigan Technological University"	
3D.25: Multi-Programming Environment for Structure Under Pads (SUP) and Via Arrays Pattern Recognition Automated Classification System	544
Suraya Mohd Yusof and Lau Meng Tee – National Semiconductor Sdn.Bhd	

4A: Parametric and Delay Test

Chairs: Srivatsa Vasudevan, Ramyanshu Datta

4A.1: Real-Time Adaptive Hybrid BiST Solution for Very-Low-Cost ATE Production Testing of A/D Converters with Optimal DPPM	562
Sachin D. Dasnurkar and Jacob A. Abraham – University of Texas at Austin	
4A.2: On Evaluating Speed Path Detection of Structural Tests	570
Jing Zeng, Jing Wang, Chia-Ying Chen, Michael Mateja – AMD; Li-C. Wang – UC Santa Barbara	
4A.3: Slack-Based Approach for Peak Power Reduction during Transition Fault Testing	577
Manu Baby and Vijay Sarathi – Dubai Circuit Design DSO	
4A.4: Case Studies of Mixed-Signal DFT	582
Ramyanshu Datta, Mahit Warhadpande, Dale Heaton, S Aarthi, Ram Jonnavithula – Texas Instruments Inc	

4B: PDI

Chairs: Lalitha Immaneni, Kamesh Gadepally

4B.1: Efficient Hierarchical Discretization of Off-chip Power Delivery Network Geometries for 2.5D Electrical Analysis	590
Mosin Mondal, James Pingenot, Vikram Jandhyala – University of Washington	
4B.2: Yield Improvement of 3D ICs in the Presence of Defects in Through Signal Vias	598
Rajeev Nain, Shantesh Pinge, Malgorzata Chrzanowska-Jeske –Portland State University	

5A: Advances in Power Distribution, Placement and Routing

Chairs: Shiyuan Hu, Vamsi Srikantham

5A.1: A Negotiated Congestion-based Router for Simultaneous Escape Routing	606
Qiang Ma, Tan Yan, Martin D. F. Wong – University of Illinois at Urbana-Champaign	
5A.2: Dynamic Voltage (IR) Drop Analysis and Design Closure: Issues and Challenges	611
Nithin S K, Gowryshankar Shanmugham, Sreeram Chandrashekhar – Texas Instruments	
5A.3: Analog Placement and Global Routing Considering Wiring Symmetry	618
Yu-Ming Yang and Iris Hui-Ru Jiang – National Chiao Tung University	
5A.4: Worst-Case Noise Prediction With Non-zero Current Transition Times for Early Power Distribution System Verification	624
Peng Du, Xiang Hu, Shih-Hung Weng, Amirali Shayan, Chung-Kuan Cheng – University of California San Diego; Xiaoming Chen – Qualcomm Inc.; A. Ege Engin – San Diego State University	
5A.5: Fixed Outline Multi-Bend Bus Driven Floorplanning	632
Wenxu Sheng, Sheqin Dong – Tsinghua University; Yuliang Wu – The Chinese University of HongKong; Satoshi Goto – Waseda University"	

5B: Aging Analysis & Mitigation

Chairs: Srinivas Bodapati, Keith Bowman

5B.1: Scalable Methods for the Analysis and Optimization of Gate Oxide Breakdown	638
Jianxin Fang and Sachin Sapatnekar – University of Minnesota	
5B.2: Comparative Study on Delay Degrading Estimation Due to NBTI with Circuit/Instance/Transistor-Level Stress Probability Consideration	646
Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye – Osaka University	
5B.3: Multi-Corner, Energy-Delay Optimized, NBTI-Aware Flip-Flop Design	652
Hamed Abrishami, Safar Hatami, Massoud Pedram – University of Southern California	
5B.4: Signal Probability Control for Relieving NBTI in SRAM Cells	660
Yuji Kunitake, Hiroto Yasuura – Kyushu University; Toshinori Sato – Fukuoka University	
5B.5: Early-Stage Determination of Current-Density Criticality in Interconnects	667
Goeran Jerke – Robert Bosch GmbH; Jens Lienig – Dresden University of Technology	

5C: Test, Quality, Cost and Debug

Chairs: Priyadarsan Patra, Shankar Hemmady

5C.1: Automated Silicon Debug Data Analysis Techniques for a Hardware Data Acquisition Environment	675
Yu-Shen Yang, Brian Keng, Andreas Veneris – University of Toronto; Nicola Nicolici – McMaster University; Sean Safarpour – Vennsa Technologies Inc.	
5C.2: Layout-Aware Illinois Scan Design for High Fault Coverage	683
Shibaji Banerjee, Jimson Mathew, Dhiraj Pradhan – University of Bristol; Saraju P Mohanty – Univ of North Texas - Denton	
5C.3: Multi-Degree Smoother for Low Power Consumption in Single and Multiple Scan-Chains BIST	689
Abdallatif S. Abu-Issa – Birzeit University; Steven F. Quigley – The University of Birmingham	
5C.4: Multiplexed Trace Signal Selection Using Non-Trivial Implication-Based Correlation	697
Sandesh Prabhakar and Michael Hsiao – Virginia Tech	
5C.5: Modeling and Verification of Industrial Flash Memories	705
Sandip Ray – University of Texas at Austin; Jayanta Bhadra, Thomas Portlock, Ronald Syzdek – Freescale Semiconductor Inc.	

5D: System-level NoC, SoC and ASIC design

Chairs: Makram Mansour, Sao-Jie Chen

5D.1: Auto-BET-AMS: An Automated Device and Circuit Optimization Platform to Benchmark Emerging Technologies for Performance and Variability using an Analog and Mixed-Signal Design Framework	713
Angada B. Sachid, Rajesh A. Thakker, Maryam Shojaei Baghini, Dinesh K. Sharma, V. Ramgopal Rao, Mahesh B. Patil – Indian Institute of Technology Bombay; Chaitanya Sathe – University of Illinois Urbana-Champaign	
5D.2: UC-PHOTON: A Novel Hybrid Photonic Network-on-Chip for Multiple Use-Case Applications	721
Shirish Bahirat and Sudeep Pasricha – Colorado State University - Fort Collins	
5D.3: Hellfire: A Design Framework for Critical Embedded Systems' Applications	730
Alexandra Aguiar, Sérgio Johann Filho, Felipe Magalhães, Thiago Casagrande, Fabiano Hessel – PUCRS	
5D.4: Slack Allocation for Yield Improvement in NoC-based MPSoCs	738
Brett Meyer, Adam Hartman, Don Thomas – Carnegie Mellon University	
5D.5: Power-Yield optimization in MPSoC Task Scheduling under Process Variation	747
Mahmoud Momtazpour, Esmaeel Sanaei, Maziar Goudarzi – Sharif University of Technology	

6A: Clocking Strategy for Modern Low Power Multi-Core & Structured ASICs

Chairs: Sanghamitra Roy, Mark Young

6A.1: A Revisit to the Primal-Dual Based Clock Skew Scheduling Algorithm	755
Min Ni – Synopsys Inc.; Seda Ogrenci Memik – Northwestern University"	
6A.2: Clock Buffer Polarity Assignment Considering Capacitive Load	765
Jianchao Lu and Baris Taskin – Drexel University	
6A.3: A Low Power Clock Network Placement Framework	771
Dawei Liu, Qiang Zhou, Yongqiang Lv, Jinian Bian – Tsinghua University	

6A.4: Clock Routing for Structured ASICs with Via-Configurable Fabrics	777
Rung-Bin Lin, I-Wei Lee, Wen-Hao Chen – Yuan Ze University	
6A.5: Analysis of Power Supply Induced Jitter in Actively De-skewed Multi-Core Systems	785
Derek Chan and Matthew Guthaus – UC Santa Cruz	

6B: Modeling and Analysis of Temperature and Power

Chairs: Murat Becer, Zhuo Feng

6B.1: Analyzing and Minimizing Effects of Temperature Variation and NBTI on Active Leakage Power of Power-Gated Circuits	791
Abhishek Sinkar and Nam Sung Kim – University of Wisconsin-Madison	
6B.2: Signal Processing Methods and Hardware-Structure for On-line Characterization of Thermal Gradients in Many-Core Processors	797
Minki Cho and Saibal Mukhopadhyay – Georgia Institute of Technology	
6B.3: A Convex Optimization Framework for Leakage-Aware Thermal Provisioning in 3D Multicore Architectures	804
Sanghamitra Roy and Koushik Chakraborty – Utah State University	
6B.4: Improving the Process Variation Tolerability of Flip-Flops for UDSM Circuit Design	812
Eun Ju Hwang, Wook Kim, Young Hwan Kim – Pohang University of Science and Technology	
6B.5: Interconnect Delay and Slew Metrics Using the Extreme Value Distribution	818
Jun-Kuei Zeng and Chung-Ping Chen – National Taiwan University	

6C: Fault Tolerant Design

Chairs: Keith Bowman, Riaz Naseer

6C.1: Design Methodology of Variable Latency Adders with Multistage Function Speculation	824
Yongpan Liu, Yinan Sun, Yihao Zhu, Huazhong Yang – Tsinghua University	
6C.2: Accurate Statistical Soft Error Rate (SSER) Analysis Using A Quasi-Monte Carlo Framework With Quality Cell Models	831
Yu-Shin Kuo, Huan-Kai Peng, Charles H.-P. Wen – National Chiao Tung University	
6C.3: Measurement Circuits for Acquiring SET Pulse Width Distribution with Sub-FO1-inverter-delay Resolution	839
Ryo Harada, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye – Osaka University	
6C.4: Design of a Fault-Tolerant Coarse-Grained Reconfigurable Architecture: A Case Study	845
Syed M. A. H. Jafri, Stanislaw J. Piestrak, Olivier Sentieys, Sebastien Pillement – University of Rennes	
6C.5: Comparative Analysis and Study of Metastability on High-Performance Flip-Flops	853
David Li, Pierce Chuang, Manoj Sachdev – University of Waterloo	

6D: Quality System-Level Design

Chairs; Anand Iyer, He Qian

6D.1: Reliability Analysis of Analog Circuits by Lifetime Yield Prediction Using Worst-Case Distance Degradation Rate	861
Xin Pan and Helmut Graeb – Technische Universitaet Muenchen	
6D.2: The Compatibility Analysis of Thread Migration and DVFS in Multi-Core Processor	866
Dongkeun Oh, Nam Sung Kim, Yu Hen Hu – University of Wisconsin-Madison; Charlie Chung Ping Chen – National Taiwan University	
6D.3: Analog Behavioral Modeling Flow using Statistical Learning Method	872
Hui Li, Makram Mansour, Sury Maturi – National Semiconductor; Li Wang – University of California-Santa Barbara"	
6D.4: Coprocessor Design Space Exploration Using High Level Synthesis	879
Avinash Lakshminarayana, Sumit Ahuja, Sandeep Shukla – Virginia Tech	
6D.5: Methodology From Chaos in IC Implementation	885
Kwangok Jeong and Andrew Kahng – University of California San Diego	