

# **2010 International Conference on Microelectronic Test Structures**

## **(ICMTS 2010)**

**Hiroshima, Japan**  
**22 - 25 March 2010**



**IEEE Catalog Number: CFP10MTS-PRT**  
**ISBN: 978-1-4244-6912-3**

## SESSION 1: Sensors

**2010 Mar 23, 9:10 – 10:30**

Co-Chairs: Emilio Lora-Tamayo, *Universitat Autònoma de Barcelona, Spain*  
Yoshio Mita, *The University of Tokyo, Japan*

### **9:10 Small embedded sensors for accurate temperature measurements in DMOS power**

- 1.1 transistor** ..... 2  
Martin Pfof<sup>1</sup>, Dragoş Costachescu<sup>1</sup>, Alja Podgaynaya<sup>2</sup>, Matthias Stecher<sup>2</sup>, Sergey Bychikhin<sup>3</sup>,  
Dionyz Pogany<sup>3</sup>, and Erich Gornik<sup>3</sup>,  
<sup>1</sup> *Infineon Technologies Romania, Romania*, <sup>2</sup> *Infineon Technologies AG, Germany*,  
<sup>3</sup> *Vienna University of Technology, Austria*

### **9:30 Fabrication of Test Structures to Monitor Stress in SU-8 Films used for MEMS**

- 1.2 Application** ..... 8  
S. Smith<sup>1</sup>, N.L. Brockie<sup>1</sup>, J. Murray<sup>1</sup>, C.J. Wilson<sup>2</sup>, A.B. Horsfall<sup>2</sup>, J.G. Terry<sup>1</sup>, J.T.M.  
Stevenson<sup>1</sup>, A. R. Mount, and A.J. Walton<sup>1</sup>,  
<sup>1</sup> *The University of Edinburgh, UK*, <sup>2</sup> *Newcastle University, UK*

### **9:50 A bulk micromachined vertical nano-gap Pirani wide-range pressure test structure for**

- 1.3 packaged MEMS performance monitoring** ..... 14  
Masanori Kubota, Toshihiro Okada, Yoshio Mita, Masakazu Sugiyama, Yoshiaki Nakano,  
*The University of Tokyo, Japan*

### **10:10 A Test Structure for Statistical Evaluation of pn Junction Leakage Current Based on**

- 1.4 CMOS Image Sensor Technology**, ..... 18  
Kenichi Abe, Takafumi Fujisawa, Hiroyoshi Suzuki, Shunichi Watabe, Rihito Kuroda,  
Shigetoshi Sugawa, Akinobu Teramoto, and Tadahiro Ohmi,  
*Tohoku University, Japan*

## SESSION 2: Process Characterization I

**2010 Mar 23, 11:00 – 12:20**

Co-Chairs: Richard Allen, *National Institute of Standard and Technology, USA*  
Mark Poulter, *National Semiconductor, USA*

### **11:00 Kelvin Resistor Structures for the Investigation of Corner Serif Proximity Correction ..24**

- 2.1** S. Smith<sup>1</sup>, A. Tsiamis<sup>1</sup>, M. McCallum<sup>2</sup>, A.C. Hourd<sup>3</sup>, J.T.M. Stevenson<sup>1</sup>, and A.J. Walton<sup>1</sup>,  
<sup>1</sup> *The University of Edinburgh, Scotland*, <sup>2</sup> *Nikon Precision Europe*,  
<sup>3</sup> *The University of Dundee, Scotland*

<b>11:20</b>	<b>Novel test structures for temperature budget determination during wafer processing ..30</b>	
<b>2.2</b>	E. J. Faber <sup>1</sup> , R.A.M. Wolters <sup>1,2</sup> , and J.Schmitz <sup>1</sup>	
	<i><sup>1</sup>University of Twente, Netherlands, <sup>2</sup>NXP Semiconductors, Netherlands</i>	
<b>11:40</b>	<b>Efficient Characterization and Suppression Methodology of Edge Effects for Leakage</b>	
<b>2.3</b>	<b>Current Reduction of Sub-40nm DRAM Device .....</b>	<b>34</b>
	Soo Han Choi <sup>1,2</sup> , Young Hee Park <sup>1</sup> , Chul Hong Park <sup>1</sup> , Sang Hoon Lee <sup>1</sup> , Moon Hyun Yoo <sup>1</sup> , and Gyu Tae Kim <sup>2</sup> , <i><sup>1</sup>Samsung Electronics, Korea, <sup>2</sup>Korea University, Korea</i>	
<b>12:00</b>	<b>Highly automated sequence for Phase Change Memory test structure</b>	
<b>2.4</b>	<b>characterization .....</b>	<b>38</b>
	A. Toffoli <sup>1</sup> , A. Fantini <sup>1</sup> , G. Betti Beneventi <sup>1,3</sup> , L. Perniola <sup>1</sup> , R. Kies <sup>1</sup> , V. Vidal <sup>2</sup> , J.F. Nodin <sup>1</sup> , V. Sousa <sup>1</sup> , A. Persico <sup>1</sup> , J. Cluzel <sup>1</sup> , C. Jahan <sup>1</sup> , S. Maitrejean <sup>1</sup> , G. Reibold <sup>1</sup> , B. DeSalvo <sup>1</sup> , and F. Boulangier <sup>1</sup>	
	<i><sup>1</sup>CEA LETI-Minatec France, <sup>2</sup>ST-Microelectronics, France, <sup>3</sup>Universita degli Studi di Modena e Reggio Emilia, Italy</i>	

### **SESSION 3: Nano/MEMS**

**2010 Mar 23, 13:50 - 15:10**

Co-Chairs: Jurriaan Schmitz, *University of Twente, Netherlands*  
Kelvin Yih-Yuh Doong, *TSMC, Taiwan*

<b>13:50</b>	<b>Pulsed measurement method for characterizing chemical solutions using nanowire</b>	
<b>3.1</b>	<b>FETs .....</b>	<b>44</b>
	Marleen Mescher <sup>1,2,3</sup> , Bout Marcelis <sup>2</sup> , Marco de Wild <sup>2</sup> , Johan Klootwijk <sup>2</sup> , <i><sup>1</sup>Materials innovation institute M2i, Netherlands, <sup>2</sup>Philips Research, Netherlands</i> <i><sup>3</sup>Delft University of Technology, Netherlands</i>	
<b>14:10</b>	<b>A test vehicle and a two step procedure to evaluate a massive number of single-walled</b>	
<b>3.2</b>	<b>carbon nanotube field effect transistors .....</b>	<b>48</b>
	I.Martin-Fernandez, M.Sansa, F.Perez-Murano, P. Godignon, E. Lora-Tamayo, <i>Instituto de Microelectrónica de Barcelona, Spain</i>	
<b>14:30</b>	<b>Test structures for characterising the integration of EWOD and SAW technologies for</b>	
<b>3.3</b>	<b>microfluidics .....</b>	<b>52</b>
	Y. Li <sup>1</sup> , Y.Q. Fu <sup>2</sup> , B.W. Flynn <sup>1</sup> , W. Parkes <sup>1</sup> , Y. Liu <sup>2</sup> , S.D. Brodie <sup>2</sup> , J.G. Terry <sup>1</sup> , L.I. Haworth <sup>1</sup> , A. Bunting <sup>1</sup> , J.T.M. Stevenson <sup>1</sup> , S. Smith <sup>1</sup> , and A.J. Walton <sup>1</sup> , <i><sup>1</sup>The University of Edinburgh, <sup>2</sup>Heriot-Watt University, UK</i>	

<b>14:50</b>	<b>A Balanced-SeeSaw MEMS Swing Probe for Vertical Profilometry of Deep Micro</b>	
<b>3.4</b>	<b>Structures</b> .....	58
	Yoshio Mita <sup>1</sup> , Jean-Bernard Pourciel <sup>2</sup> , Masanori Kubota <sup>1</sup> , Satoshi Morishita <sup>1</sup> , Shaojun Ma <sup>1</sup> , Agnès Tixier-Mita <sup>1</sup> , and Takahisa Masuzawa <sup>1</sup> ,	
	<sup>1</sup> <i>The University of Tokyo, Japan</i> , <sup>2</sup> <i>LAAS-CNRS, Université de Toulouse, France</i>	

### **SESSION 4: Poster**

**2010 Mar 23, 15:40 – 18:20**

Chair: Anthony J. Walton, *University of Edinburgh, UK*

<b>15:40</b>	<b>On the validity of bisection-based thru-only de-embedding</b> .....	66
<b>4.1</b>	T. Sekiguchi, S. Amakawa, N. Ishihara, and K. Masu, <i>Tokyo Institute of Technology, Japan</i>	
<b>15:43</b>	<b>Orientation Dependence and Asymmetry of Subthreshold Characteristics in</b>	
<b>4.2</b>	<b>CMOSFETs</b> .....	72
	T. Matsuda <sup>1</sup> , Y. Matsumura <sup>1</sup> , H. Iwata <sup>1</sup> and T. Ohzone <sup>2</sup> <sup>1</sup> <i>Toyama Prefectural University, Japan</i> <sup>2</sup> <i>Dawn Enterprise, Japan</i>	
<b>15:46</b>	<b>MOSFET-Array for Extracting Parameters Expressing SPICE-Parameter Variation</b> ...	76
<b>4.3</b>	Kazuo Terada <sup>1</sup> , Naoya Ekida <sup>1</sup> , Katsuhiko Tsuji <sup>1</sup> , Takaaki Tsunomura <sup>2</sup> and Akio Nishida <sup>2</sup> , <sup>1</sup> <i>Hiroshima City University, Japan</i> , <sup>2</sup> <i>MIRAI-Selete, Japan</i>	
<b>15:49</b>	<b>Analysis of the Performance of a Micromechanical Test Structure to Measure Stress in</b>	
<b>4.4</b>	<b>Thick Electroplated Metal Films</b> .....	80
	S. Smith <sup>1</sup> , N.L. Brockie <sup>1</sup> , J. Murray <sup>1</sup> , C.J. Wilson <sup>2</sup> A.B. Horsfall <sup>2</sup> , J.G. Terry <sup>1</sup> , J.T.M. Stevenson <sup>1</sup> , A. R. Mount, and A.J. Walton <sup>1</sup> <sup>1</sup> <i>The University of Edinburgh, UK</i> , <sup>2</sup> <i>Newcastle University, UK</i>	
<b>15:52</b>	<b>New RF Intrinsic Parameters Extraction Procedure for advanced MOS Transistors</b> ..	86
<b>4.5</b>	J. C. Tinoco <sup>1</sup> , A. G. Martinez-Lopez <sup>2</sup> , M. Emam <sup>3</sup> , and J.-P. Raskin <sup>3</sup> , <sup>1</sup> <i>Universidad Nacional Autónoma de México</i> , <sup>2</sup> <i>Universidad Politécnica de la Región Ribereña, Mexico</i> , <sup>3</sup> <i>Université catholique de Louvain, Belgium</i>	

<b>15:55</b>	<b>SIS Wide-Band Model Extraction Methodology for SOI On-Chip Inductor</b> .....	90
<b>4.6</b>	Rasit Onur Topaloglu <sup>1</sup> , Jung-Suk Goo <sup>1</sup> , Alvin L. S. Loke <sup>2</sup> , Michael M. Oshima <sup>2</sup> , Sam Wonsae Sim <sup>2</sup> , <sup>1</sup> <i>GLOBALFOUNDRIES Inc, USA</i> , <sup>2</sup> <i>Advanced Micro Devices, USA</i>	
<b>15:58</b>	<b>Direct Probing of Trapped Charge Dynamics in SiN by Kelvin Force Microscopy</b> .....	94
<b>4.7</b>	E. Vianello <sup>1</sup> , E. Nowak <sup>2</sup> , D. Mariolle <sup>2</sup> , N. Chevalier <sup>2</sup> , L. Perniola <sup>2</sup> , G. Molas <sup>2</sup> , J.P. Colonna <sup>2</sup> , F. Driussi <sup>1</sup> and L. Selmi <sup>1</sup> , <sup>1</sup> <i>DIEGM, Italy</i> , <sup>2</sup> <i>CEA-LETI MINATEC, France</i>	
<b>16:01</b>	<b>Electrical Characterization of Novel PMNT Thin-films</b> .....	98
<b>4.8</b>	Wenbin Chen <sup>1</sup> , Kevin G. McCarthy <sup>2</sup> , Mehmet Çopuroğlu <sup>1</sup> , Shane O'Brien <sup>1</sup> , Richard Winfield <sup>1</sup> , and Alan Mathewson <sup>1</sup> , <sup>1</sup> <i>Tyndall National Institute, Ireland</i> , <sup>2</sup> <i>University College Cork, Ireland</i>	
<b>16:04</b>	<b>Investigation on the Field Leakage Current in 0.35µm CMOS Technology at High</b>	
<b>4.9</b>	<b>Temperature</b> .....	102
	Soon Tat Kong, Paul Stribley, and Chris Lee, <i>X-FAB Semiconductor Foundries, UK</i>	

### **SESSION 5: Circuit**

**2010 Mar 24, 9:00 – 10:20**

Co-Chairs: Satoshi Habu, *Agilent Technologies, Inc., Japan*  
Kazuo Terada, *Hiroshima City University, Japan*

<b>9:00</b>	<b>Generation, Elimination and Utilization of Harmonics in Ring Oscillators</b> .....	108
<b>5.1</b>	Manjul Bhushan and Mark B. Ketchen, <i>IBM, USA</i>	
<b>9:20</b>	<b>Test Circuit for Measuring Single-Event-Induced Charge Sharing in Deep-Submicron</b>	
<b>5.2</b>	<b>Technologies</b> .....	114
	Oluwole A. Amusan, Bharat L. Bhuva, Megan C. Casey, Matthew J. Gadlage, Dale McMorrow, L. W. Massengill, <i>Vanderbilt University, USA</i>	
<b>9:40</b>	<b>Ring Oscillator Based Embedded Structure for Decoupling PMOS/NMOS Degradation</b>	
<b>5.3</b>	<b>with Switching Activity Replication</b> .....	118
	Fahad Ahmed and Linda Milor, <i>Georgia Institute of Technology, USA</i> ,	
<b>10:00</b>	<b>An Embedded Process Monitoring Test Chip Architecture</b> .....	122
<b>5.4</b>	Sachin Idgunji, Vikas Chandra, Cezary Pietrzyk, Imran Iqbal, Rob Aitken, and Greg Yeric, <i>ARM, USA</i>	

## **SESSION 6: Process Characterization II**

**2010 Mar 24, 10:50 – 12:10**

Co-Chairs: Christopher Hess, *PDF Solutions, USA*  
Yoichi Tamaki, *CASMAT, Japan*

**10:50 Test Structures for Characterization of Through Silicon Vias ..... 130**  
**6.1** Michele Stucchi, Daniel Perry, Guruprasad Katti, and Wim Dehaene, *IMEC, Belgium*

**11:10 On-Wafer Inductance and Resistance Characterization of Sub-5pH Deep Substrate**  
**6.2 Ground Vias ..... 136**  
Volker Blaschke and Robert Zwingman, *TowerJazz, USA*

**11:30 Characterization of Thermal-Mechanical Stress in 3D Stacked IC for Analog Design**  
**6.3 ..... 140**  
Nikolaos Minas<sup>1</sup>, Geert Van der Plaas<sup>1</sup>, Herman Oprins<sup>1</sup>, Yu Yang<sup>2</sup>, Okoro Chuckwudi<sup>2</sup>,  
Abdelkarim Mercha<sup>1</sup>, Vladimir Cherman<sup>1</sup>, Cristina Torregiani<sup>1</sup>, Dan Perry<sup>3</sup>, Miro Cupac<sup>1</sup>,  
Michael Rakowski<sup>1</sup>, Pol Marchal<sup>1</sup>,  
<sup>1</sup>*IMEC, Belgium*, <sup>2</sup>*K.U.Leuven, Belgium*, <sup>3</sup>*Qualcomm CDMA Technologies, Belgium*

**11:50 Fully Understanding the Mechanism of Misalignment- Induced Narrow-Transistor**  
**6.4 Failure and Carefully Evaluating the Misalignment-Tolerant SRAM-Cell Layout .... 146**  
Satoshi Nakai<sup>1</sup>, Yasumori Miyazaki<sup>1</sup>, Ryo Nakamura<sup>1</sup>, Masato Suga<sup>1</sup>, Tomoya Tsuruta<sup>1</sup>,  
Makoto Yasuda<sup>2</sup>, Takamitsu Kashiwagi<sup>1</sup> and Yasuhiko Maki<sup>1</sup>,  
<sup>1</sup>*Fujitsu Microelectronics Japan*, <sup>2</sup>*Fujitsu VLSI, Japan*

## **SESSION 7: Capacitance**

**2010 Mar 24, 13:40 – 15:00**

Co-Chairs: Hans P. Tuinhout, *NXP Semiconductor, Netherlands*  
Stewart Smith, *University of Edinburgh, UK*

**13:40 A Test Structure for Integrated Capacitor Array Matching Characterization ..... 152**  
**7.1** Werner Posch, Gilbert Promitzer, and Ehrenfried Seebacher, *Austriamicrosystems, Austria*

**14:00 Correlation between Direct Charge Measurement (DCM) and LCR Meter on Deep**  
**7.2 Submicron CMOS Test Structure Capacitance Measurement ..... 158**  
Yasuhiro Miyake, Masaharu Goto, Shunsuke Fujii, Hidetoshi Nishimura,  
*Agilent Technology International Japan*

<b>14:20</b>	<b>An Efficient Method of Calibrating MOSFET Capacitances by way of Excluding</b>	
<b>7.3</b>	<b>Intra-DUT Parasitic Contributions</b> .....	164
	Yasuhisa Naruta, Rishou Koh, and Takahiro Iizuka, <i>NEC Electronics, Japan</i>	
<b>14:40</b>	<b>Fast RF-CV Characterization Through High-Speed 1-port S-parameter</b>	
<b>7.4</b>	<b>Measurements</b> .....	170
	R. W. Herfst <sup>1</sup> , P. G. Steeneken <sup>2</sup> , M. P. J. Tiggelman <sup>1</sup> , J. Stulemeijer <sup>3</sup> , and J. Schmitz <sup>1</sup> , <sup>1</sup> University of Twente, <i>Netherlands</i> , <sup>2</sup> NXP Semiconductors, <i>Netherlands</i> , <sup>3</sup> EPCOS, <i>Netherlands</i>	

### **SESSION 8: Matching**

**2010 Mar 24, 15:20 – 16:40**

Co-Chairs:      Larg H. Wieland, *PDF Solutions, USA*  
                      Kiyoshi Takeuchi, *NEC Electronics, Japan*

<b>15:20</b>	<b>Methodology to evaluate the impact of segmentation on MOSFET matching</b> .....	176
<b>8.1</b>	Hans Tuinhout, Nicole Wils, Maurice Meijer, Pietro Andricciola, <i>NXP Semiconductors, Netherlands</i>	
<b>15:40</b>	<b>Influence of metal coverage on transistor mismatch and variability in copper damascene</b>	
<b>8.2</b>	<b>based CMOS technologies</b> .....	182
	Nicole Wils, Hans Tuinhout and Maurice Meijer, <i>NXP Semiconductors, Netherlands</i>	
<b>16:00</b>	<b>Test Structures to Quantify Contact Placement-Impacted Drain Current Variations</b> ..	188
<b>8.3</b>	Rasit Onur Topaloglu, Zhi-Yuan (Joanne) Wu and Ali B. Icel, <i>Globalfoundries, USA</i>	

### **SESSION 9: Parameter Extraction and RF**

**2010 Mar 25, 9:00 – 10:30**

Co-Chairs:      Greg Yeric, *ARM, USA*  
                      Kevin Mccarthy, *University College, Ireland*

<b>9:00</b>	<b>A Global Parameter Extraction Procedure for Multi-gate MOSFETs</b> .....	194
<b>9.1</b>	Shijing Yao <sup>1</sup> , Tanvir H. Morshed <sup>1</sup> , Darsen D. Lu <sup>1</sup> , Sriramkumar Venugopalan <sup>1</sup> , Wsize Xiong <sup>2</sup> , Ali M. Niknejad <sup>1</sup> and Chenming Hu <sup>1</sup> , <sup>1</sup> University of California, Berkeley, USA <sup>2</sup> Texas Instruments, USA	
<b>9:20</b>	<b>Compact Models of Parasitic Resistance of Resistors for Analog Circuits</b> .....	198
<b>9.2</b>	Kenta Yamada, <i>NEC Electronics, Japan</i>	

<b>9:40</b>	<b>Comprehensive Quality Assurance Methodology for BSIM4.5 Corner Parameter</b>	
<b>9.3</b>	<b>Extraction.....</b>	<b>204</b>
	<sup>1</sup> Hiroo Masuda, <sup>2</sup> Satoshi Itoh, <sup>3</sup> Hiroshi Koike, <sup>4</sup> Naoki Wakita and <sup>5</sup> Ryosuke Inagaki, <sup>1</sup> <i>Renesas Technology</i> , <sup>2</sup> <i>Seiko-Epson</i> , <sup>3</sup> <i>Semiconductor Technology Academic Research Center</i> , <sup>4</sup> <i>Toshiba</i> , <sup>5</sup> <i>Rohm, Japan</i>	

<b>10:00</b>	<b>Characterization &amp; Modeling of Gate-Induced-Drain-Leakage with complete overlap</b>	
<b>9.4</b>	<b>and fringing model .....</b>	<b>210</b>
	D. Rideau <sup>1</sup> , V. Quenette <sup>1</sup> , D. Garetto <sup>2</sup> , E. Dornel <sup>2</sup> , M. Weybright <sup>2</sup> , J.P Manceau <sup>2</sup> , O. Saxod <sup>1</sup> , C. Tavernier <sup>1</sup> , H. Jaouen <sup>1</sup> , <sup>1</sup> <i>STMicroelectronics, France</i> , <sup>2</sup> <i>IBM France</i>	

### **SESSION 10: Devices**

**2010 Mar 25, 10:40 – 12:00**

Co-Chairs: Richard Allen, *National Institute of Standards and Technology, USA*  
Bill Verzi, *Agilent Technologies, USA*

<b>10:40</b>	<b>A Universal Structure for SRAM Cell Characterization .....</b>	<b>216</b>
<b>10.1</b>	Xiaowei Deng, Theodore W. Houston, Anhkim Duong, Wah Kit Loh, <i>Texas Instruments, USA</i>	
<b>11:00</b>	<b>A unique and accurate extraction technique of the asymmetric bottom-pillar resistance</b>	
<b>10.2</b>	<b>for the vertical MOSFET .....</b>	<b>220</b>
	Koji Sakui and Tetsuo Endoh, <i>Tohoku University, Japan</i>	
<b>11:20</b>	<b>Combined test structure for systematic and stochastic Mosfets and gate resistance</b>	
<b>10.3</b>	<b>process variation assessment .....</b>	<b>226</b>
	L. Bortesi, L. Vendrame, and G. Fontana, <i>Numonyx, Italy</i>	
<b>11:40</b>	<b>On-chip In-situ Measurements of V<sub>th</sub> and AC Gain of Differential Pair Transistors ..</b>	<b>232</b>
<b>10.4</b>	Yoji Bando <sup>1</sup> , Satoshi Takaya <sup>1</sup> , Toru Ohkawa <sup>2</sup> , Toshiharu Takaramoto <sup>2</sup> , Toshio Yamada <sup>2</sup> , Masaaki Souda <sup>2</sup> , Shigetaka Kumashiro <sup>2</sup> , Makoto Nagata <sup>1</sup> <sup>1</sup> <i>Kobe University, Japan</i> , <sup>2</sup> <i>MIRAI-Selete, Japan</i>	