

2010 IEEE 14th Workshop on Signal Propagation on Interconnects

(SPI 2010)

**Hildesheim, Germany
9 – 12 May 2010**



**IEEE Catalog Number: CFP10SPI-PRT
ISBN: 978-1-4244-7611-4**

Table of Contents

Session 1: Interconnect Modeling and System Design Issues

Response Variability of High-Speed Interconnects via Hermite Polynomial Chaos

Igor S. Stievano, Flavio G. Canavero
Dip. Elettronica, Politecnico di Torino, Italy 3

Network Modeling of Vertical Signal Interconnections in Parallel Reference Plane Structures on Printed Circuit Boards

M. Friedrich, A. Mantzke, M. Leone
Otto-von-Guericke University Magdeburg, Germany 7

Benefit on Interconnect Performance of a Relaxed Wire Density in a 45 nm Node of the Back End of Line

S. de Rivaz¹, A. Farcy², D. Deschacht³, T. Lacrevez¹, B. Flechet¹
¹Université de Savoie, IMEP-LAHC, UMR CNRS 5130, France, ²STMicroelectronics, France, ³Université Montpellier 2, LRIIM, UMR CNRS 5506, France 9

Session 2: Power Integrity

Modeling of Chip-Package Resonance in Power Distribution Networks by an Impulse Response

Y. Uematsu¹, H. Osaka¹, M. Yagyu², T. Saito²
¹Production Engineering Research Laboratory (PERL), Hitachi, Japan, ²Central Research Laboratory (CRL), Hitachi, Japan 15

Measurement of On-Chip I/O Power Supply Noise and Correlation Verification between Noise Magnitude and Delay Increase due to SSO

Yasumichi Takai, Yasuhiro Ogasahara, Masanori Hashimoto, Takao Onoye
Dept. Information Systems Engineering, Osaka University, Japan 19

TSV-Aware IDF-Based Power Prediction for FPGA

Ahmad Atghiaee, Nasser Masoumi
Advanced VLSI Lab., School of ECE, University College of Engineering, University of Tehran, Iran 21

Session 3: Frequency Domain Simulation

Effect of Mixed-Reference Planes on Single-Ended and Differential Links in Multilayer Substrates

Sebastian Müller, Renato Rimolo-Donadio, Miroslav Kotzev, Heinz-Dietrich Brüns, Christian Schuster
Institut für Theoretische Elektrotechnik, Technische Universität Hamburg-Harburg, Germany 27

Impact by an Orthogonal Metal Grid upon Differential- and Common-Mode Characteristics of Coupled Lines in PCB Technology Structures

T. Le Gougec, P.-M. Martin
Université de Brest, CNRS, UMR 3192 Lab-STICC, ISSTB, France 31

Characterization and Modeling of RF Substrate Coupling Effects due to Vertical Interconnects in 3D Integrated Circuit Stacking

E. Eid¹, T. Lacrevez¹, C. Bermond¹, S. de Rivaz¹, S. Capraro¹, J. Roullard¹, L. Cadix^{1,2}, B. Fléchet¹, A. Farcy², P. Ancey², F. Calmon³, O. Valorge³, P. Leduc⁴

¹Université de Savoie, IMEP-LAHC, UMR CNRS 5130, France, ²STMicroelectronics, France, ³Institut des Nanotechnologies de Lyon, INSA, UMR CNRS 5270, France, ⁴CEA-LETI, France35

Session 4: Parameter Extraction

A Novel Broadband Boundary Element Approach for RL-Extraction in Lossy 3D Interconnects

Mohammed Al-Qedra, Jonatan Aronsson, Vladimir Okhmatovski

Dept. of Electrical and Computer Engineering, University of Manitoba, Canada.....41

Generalization of the Barnes-Hut Algorithm for Rapid Capacitance Extraction in Interconnects Embedded in Lossy Multilayered Media

Khalid Butt, Jonatan Aronsson, Vladimir Okhmatovski

Dept. of Electrical and Computer Engineering, University of Manitoba, Canada.....43

Session 5: Interconnect Measurement and Reliability

Multipoint Measurement and Deembedding Techniques for Crosstalk Study in Via Arrays

Miroslav Kotzev, Renato Rimolo-Donadio, Heinz-Dietrich Brüns, Christian Schuster

Institut für Theoretische Elektrotechnik, Technische Universität Hamburg-Harburg, Germany47

HF Performance Characterization and Prediction of 2D Redistribution Layer Interconnects in a 3D-Integrated Circuit Stack

J. Roullard¹, S. Capraro¹, T. Lacrevez¹, L. Cadix^{1,2}, E. Eid¹, A. Farcy², B. Flechet¹

¹Université Savoie, IMEP-LAHC, UMR CNRS 5130, France, ²STMicroelectronics, France51

Degradation of Digital Signal Characteristics Due to Intermediate Stages of Interconnect Failure

Daeil Kwon, Michael H. Azarian, Michael Pecht

Center for Advance Life Cycle Engineering (CALCE), University of Maryland, USA.....55

Evaluation the Moisture Effects on the Performance of Electronic Devices

Fuad M. Khoshnaw

Wolfson School of Mechanical and Manufacturing Engineering Loughborough,

University-Loughborough, UK.....59

Session 6: Model Order Reduction

Passivity-preserving Parameterized Model Order Reduction for PEEC Based Full Wave Analysis

F. Ferranti¹, G. Antonini², T. Dhaene¹, L. Knockaert¹

¹Dept. of Information Technology (INTEC), Ghent University-IBBT, Belgium, ²UAq EMC Laboratory, Dipartimento di Ingegneria Elettrica e dell'Informazione, Università degli Studi dell'Aquila, Italy65

Applicability of Time Domain and Z-Domain Vector Fitting to Rational Modeling From Time Domain Responses with Consideration to Circuit Solver Integration Method

Andrea Ubolli, Bjørn Gustavsen

SINTEF Energy Research, Norway69

Nodal Order Reduction via Bilinear Conformal Transformation

T.V. Narayanan, Madhavan Swaminathan

Interconnect and Packaging Center, School of Electrical and Computer Engineering, Georgia Institute of

Technology, USA 73

Session 7: Novel Interconnect Technologies

Electrical and Thermal Behaviour of Nanopackaging Interconnects with Conventional and Innovative Materials

A. G. Chiariello¹, A. Maffucci², G. Miano¹

¹DIEL, Università di Napoli "Federico II", Italy, ²DAEIMI, Università di Cassino, Italy 79

Addressing Practical Issues with Banded-Variables in an MNA-Based Optoelectronic Simulation Framework

T. Smy, P. Gunupudi

Department of Electronics, Carleton University, Canada 83

Modeling the Ion-Exchange Process to Support the Manufacturing of Optical Multimode Graded-Index Waveguides in Thin Glass Sheets

Thomas Kühler, Elmar Griese

University of Siegen, Theoretical Electrical Engineering & Photonics, Germany 87

Session 8: Signal Integrity and EMC

An Application of Volterra Series to IC Buffer Models

M.G. Telescu¹, I.S. Stievano², F.G. Canavero², N. Tanguy¹

¹Université de Bretagne Occidentale, France, ²Politecnico di Torino, Italy 93

Performance of Signal Link Paths in Presence of Signal Reference Planes of EBG Type

V. Ricchiuti¹, F. De Paulis², A. Orlandi²

¹Compel S.p.A., Italy, ²UAq EMC Laboratory, University of L'Aquila, Italy 97

Nearfield-Immunity Scan on Printed Circuit Board Level

Oliver Kröning, Mario Krause, Marco Leone

Otto-von-Guericke-University Magdeburg, Germany 101

Session 9: Macromodeling

Virtual-EMI Lab: Removing Mysteries from Black-Magic to a Successful Front-End Design

Hany Fahmy¹, Chen Wang¹, Davy Pissoot², Amolak Badesha³

¹Nvidia Corporation, USA, ²FMEC-KHBO, Dept. IW&T, Belgium, ³Agilent Technologies, USA 105

Efficient Passivity Verification of Delayed Rational Function Macromodels from Networks Characterized by Tabulated Data

Andrew Charest, Michel Nakhla, Ram Achar

Department of Electronics, Carleton University, Canada 109

Passive Delay-Based Macromodels for Signal Integrity Verification of Multi-Chip Links

A. China, P. Triverio, S. Grivet-Talocia

Dip. Elettronica, Politecnico di Torino, Italy 113

Passive Parametric Macromodeling from Sampled Frequency Data

P. Triverio¹, M. S. Nakhla², and S. Grivet-Talocia¹

¹Dip. Elettronica, Politecnico di Torino, Italy, ²Electronics Dept., Carleton University, Canada 117

Posters

Crosstalk Mitigation Enhanced by Reference Conductor Position

Kachout Mnaouer, Bel Hadj Tahar Jamel, Choubani Fethi
Engineering School of Communication of Tunis (Sup'Com),
University of the 7th of November at Carthage, Tunisia 123

Efficient Evaluation of the Frequency-Dependent Impedance Matrix of Full-Package Structures

A. G. Chiariello¹, A. Girardi², C. Iorio, R. IZZI², T. Lessio³, A. Maffucci⁴ and S. Ventre⁴
¹DIEL, Università di Napoli "Federico II", Italy, ²Numonyx, Via R. De Feo 1, I-80022 Arzano (NA), Italy,
³Numonyx, Via C Olivetti 2, I-20041 Agrate Brianza (MI), Italy, ⁴DAEIMI, Università di Cassino, Italy 127

Adaptive Time-Domain Macromodeling Algorithm for Fast Termination of FDTD Simulations

Dirk Deschrijver¹, Davy Pissoot², Tom Dhaene¹
¹Department of Information Technology, Ghent University - IBBT, Belgium, ²Department of Industrial
Sciences and Technology, KHBO, Belgium, ²Agilent Technologies Inc, USA 131

Step Response Sensitivity to Selected Parameters of VLSI Inverter-Interconnect-Inverter System

Agnieszka Wardzińska, Wojciech Bandurski
Chair of Multimedia Telecommunications and Microelectronics,
Poznań University of Technology, Poland 133

Measurement of On-Chip Transmission-Line with Stacked Split-Ring Resonators

Akira Tsuchiya¹, Hidetoshi Onodera^{1,2}
¹Department of Communications and Computer Engineering, Kyoto University, Japan,
²Photonics and Electronics Science and Engineering Center (PESEC), Kyoto University
Yoshida-honmachi, Sakyo-ku, Japan 137

Numerical Validation of a Procedure for Direct Identification of Passive Linear Multiport with Convex Programming

Andrea G. Chiariello¹, Massimiliano de Magistris¹, Luciano De Tommasi²,
Dirk Deschrijver³, Tom Dhaene³
¹Dipartimento di Ingegneria Elettrica - Università di Napoli FEDERICO II, Italy, ²Energy Research
Center of the Netherlands, The Netherlands, ³Ghent University - IBBT, Depart. of Information Technology
(INTEC), Belgium 141

Crosstalk Modelling and Analysis of Interconnects based on Carbon Nanotubes Bundles

L. Egiziano, A. Giustiniani, G. Spinelli, V. Tucci, W. Zamboni
Università degli Studi di Salerno, Italy 145

Reliable Bounds for the Propagation Delay in VLSI Nano Interconnects based on Multi Wall Carbon Nano Tubes

Biagio De Vivo, Patrizia Lamberti, Giovanni Spinelli, Vincenzo Tucci
Dept. of Electrical and Information Engineering, University of Salerno, Italy 149

Author Index