

2010 IEEE Symposium on Asynchronous Circuits and Systems

(ASYNC 2010)

**Grenoble, France
3 – 6 May 2010**



**IEEE Catalog Number: CFP10012-PRT
ISBN: 978-1-4244-6859-1**

IEEE Symposium on Asynchronous Circuits and Systems

ASYNC 2010

Table of Contents

Message from the Chairs.....	vii
Symposium Committee.....	ix
Technical Program Committee.....	x
Additional Reviewers.....	xii
Steering Committee.....	xiii
ASYNC-NOCS 2010 Keynotes.....	xiv
ASYNC 2010 and NOCS 2010 Sponsors.....	xvii

Logic and Physical Synthesis

Click Elements: An Implementation Style for Data-Driven Compilation	3
<i>Ad Peeters, Frank te Beest, Mark de Wit, and Willem Mallon</i>	
M-of-N Code Decomposition for Indicating Combinational Logic	15
<i>W. B. Toms and D. A. Edwards</i>	
Concurrency Reduction of Untimed Latch Protocols - Theory and Practice	26
<i>Santosh N. Varanasi, Kenneth S. Stevens, and Graham Birtwistle</i>	

Low-Power and Harvesting

Minimum-Energy Sub-threshold Self-Timed Circuits: Design Methodology and a Case Study	41
<i>Omer Can Akgun, Joachim Rodrigues, and Jens Sparsø</i>	
Static Power Reduction Techniques for Asynchronous Circuits	52
<i>Carlos Ortega, Jonathan Tse, and Rajit Manohar</i>	
Bringing Robustness and Power Efficiency to Autonomous Energy Harvesting Microsystems	62
<i>J. F. Christmann, E. Beigné, C. Condemine, N. Leblond, P. Vivet, G. Waltisperger, and J. Willemin</i>	

Synchronisers

The Even/Odd Synchronizer: A Fast, All-Digital, Periodic Synchronizer	75
<i>William J. Dally and Stephen G. Tell</i>	
Extending Synchronization from Super-Threshold to Sub-threshold Region	85
<i>Jun Zhou, Maryam Ashouei, David Kinniment, Jos Huisken, and Gordon Russell</i>	
The Devolution of Synchronizers	94
<i>Salomon Beer, Ran Ginosar, Michael Priel, Rostislav (Reuven) Dobkin, and Avinoam Kolodny</i>	

High Level Synthesis and Retiming

A Fast Branch-and-Bound Approach to High-Level Synthesis of Asynchronous Systems	107
<i>John Hansen and Montek Singh</i>	
Automated Microarchitectural Exploration for Achieving Throughput Targets in Pipelined Asynchronous Systems	117
<i>Gennette Gill and Montek Singh</i>	
Improving Synchronous Elastic Circuits: Token Cages and Half-Buffer Retiming	128
<i>Mario R. Casu</i>	

Power-Performance Optimisation

An Asynchronous FPGA with Two-Phase Enable-Scaled Routing	141
<i>Christopher LaFrieda, Benjamin Hill, and Rajit Manohar</i>	
An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder	151
<i>Basit Riaz Sheikh and Rajit Manohar</i>	

Arbitration, Delay-Insensitivity, GasP

Formal Verification of an Arbiter Circuit	165
<i>Chao Yan, Mark Greenstreet, and Jochen Eisinger</i>	
Delay Insensitivity Does Not Mean Slope Insensitivity!	176
<i>Florent Ouchet, Katell Morin-Allory, and Laurent Fesquet</i>	
Long-Range GasP with Charge Relaxation	185
<i>Swetha Mettala Gilla, Marly Roncken, and Ivan Sutherland</i>	

Author Index	197
---------------------------	-----