

2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines

(FCCM 2010)

**Charlotte, North Carolina, USA
2 - 4 May 2010**



**IEEE Catalog Number: CFP10054-PRT
ISBN: 978-1-4244-7142-3**

2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines

FCCM 2010

Table of Contents

Message from the General Chairs.....	ix
Message from the Program Chairs	x
Organization	xi
Steering Committee	xii
Program Committee.....	xiii
Additional Reviewers.....	xv

Session 1: Computer Vision and Graphics Processing

Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm	3
<i>Dimitris Bouris, Antonis Nikitakis, and Ioannis Papaefstathiou</i>	
Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs	11
<i>Daniel Hefenbrock, Jason Oberg, Nhat Tan Nguyen Thanh, Ryan Kastner, and Scott B. Baden</i>	
Accelerating the Nonuniform Fast Fourier Transform Using FPGAs	19
<i>Srinidhi Kestur, Sungho Park, Kevin M. Irick, and Vijaykrishnan Narayanan</i>	

Session 1: Short Papers

Increased Performance of FPGA-Based Color Classification System	29
<i>Junguk Cho, Bridget Benson, Sunsern Cheamanukul, and Ryan Kastner</i>	
Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA	33
<i>Seunghun Jin, Dongkyun Kim, Dung Duc Nguyen, and Jae Wook Jeon</i>	

Session 2: Run-Time Systems

Distributed Hardware-Based Microkernels: Making Heterogeneous OS Functionality a System Primitive	39
<i>Jason Agron and David Andrews</i>	
Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration	47
<i>Yoshihiro Ichinomiya, Shiro Tanoue, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, and Toshinori Sueyoshi</i>	
Energy-Aware Optimisation for Run-Time Reconfiguration	55
<i>Tobias Becker, Wayne Luk, and Peter Y. K. Cheung</i>	

Session 2: Short Papers

A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems	65
<i>Yi Lu, Thomas Marconi, Koen Bertels, and Georgi Gaydadjiev</i>	
Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs	69
<i>Dirk Koch, Christian Beckhoff, and Jim Torrison</i>	
Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs	73
<i>Anargyros Ilias, Kyprianos Papadimitriou, and Apostolos Dollas</i>	

Session 3: Supercomputing

Hardware Acceleration of Approximate Tandem Repeat Detection	79
<i>Tomáš Martínek and Matej Lexa</i>	
Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence	87
<i>Arpith C. Jacob, Jeremy D. Buhler, and Roger D. Chamberlain</i>	
Reaping the Processing Potential of FPGA on Double-Precision Floating-Point Operations: An Eigenvalue Solver Case Study	95
<i>Miaoqing Huang and Ozlem Kilic</i>	

Session 3: Short Papers

Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision	105
<i>Tarek Ould Bachir and Jean-Pierre David</i>	
Blocking LU Decomposition for FPGAs	109
<i>Guiming Wu, Yong Dou, and Gregory D. Peterson</i>	
Acceleration of a DWT-Based Algorithm for Short Exposure Stellar Images Processing on a HPRC Platform	113
<i>Javier Garrigós, J. Javier Martínez, Isidro Villó, F. Javier Toledo, and J. Manuel Ferrández</i>	

Session 4: Open-Source Tools and Platforms

A TDMA Ethernet Switch for Dynamic Real-Time Communication	119
<i>Gonzalo Carvajal and Sebastian Fischmeister</i>	
Designing Modular Hardware Accelerators in C with ROCCC 2.0	127
<i>Jason Villarreal, Adrian Park, Walid Najjar, and Robert Halstead</i>	
SIRC: An Extensible Reconfigurable Computing Communication API	135
<i>Ken Eguro</i>	

Session 5: Application Development and CAD Tools

ShapeUp: A High-Level Design Approach to Simplify Module Interconnection on FPGAs	141
<i>Christopher Neely, Gordon Brebner, and Weijia Shang</i>	
Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research	149
<i>Peter Jamieson, Kenneth B. Kent, Farnaz Gharibian, and Lesley Shannon</i>	
Automated Precision Analysis: A Polynomial Algebraic Approach	157
<i>David Boland and George A. Constantinides</i>	

Session 5: Short Papers

FPGA Circuit Synthesis of Accelerator Data-Parallel Programs	167
<i>Barry Bond, Kerry Hammil, Lubomir Litchev, and Satnam Singh</i>	
Impulse C vs. VHDL for Accelerating Tomographic Reconstruction	171
<i>Jimmy Xu, Nikhil Subramanian, Adam Alessio, and Scott Hauck</i>	
Integrating High-Level Synthesis into MPI	175
<i>Andrew W. H. House, Manuel Saldaña, and Paul Chow</i>	
Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems	179
<i>Joon Edward Sim, Weng-Fai Wong, Gregor Walla, Tobias Ziermann, and Jürgen Teich</i>	

Session 6: Machine Learning, String Matching, and Networking

BURQA: A Dynamically Reconfigurable System for Stateful Measurement of Network Traffic	185
<i>Faisal Khan, Nicholas Hosein, Scott Vernon, and Soheil Ghiasi</i>	
A Memory-Efficient and Modular Approach for String Matching on FPGAs	193
<i>Hoang Le and Viktor K. Prasanna</i>	
A Large-Scale Architecture for Restricted Boltzmann Machines	201
<i>Sang Kyun Kim, Peter Leonard McMahon, and Kunle Olukotun</i>	

Session 6: Short Papers

A Heterogeneous FPGA Architecture for Support Vector Machine Training	211
<i>Markos Papadonikolakis and Christos-Savvas Bouganis</i>	
A High-Speed and Memory Efficient Pipeline Architecture for Packet Classification	215
<i>Yeim-Kuan Chang, Yi-Shang Lin, and Cheng-Chien Su</i>	

Session 7: Systems and Architectures

FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures	221
<i>Tayo Oguntebi, Sungpack Hong, Jared Casper, Nathan Bronson, Christos Kozyrakis, and Kunle Olukotun</i>	
Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance	229
<i>Hadi Parandeh-Afshar and Paolo Ienne</i>	
Using the Power Side Channel of FPGAs for Communication	237
<i>Daniel Ziener, Florian Baueregger, and Jürgen Teich</i>	

Session 7: Short Papers

Design of a Reconfigurable Hybrid Database System	247
<i>Bernd Scheuermann</i>	
A Comparative Study on the Architecture Templates for Dynamic Nested Loops	251
<i>Jason Cong and Yi Zou</i>	
A Scripting Engine for Combining Design Transformations	255
<i>Timothy Todman, Qiang Liu, Wayne Luk, and George Constantinides</i>	
A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip	259
<i>Diana Göhringer, Michael Hübner, Michael Benz, and Jürgen Becker</i>	

Session 8: Encryption

Enumeration of Bent Boolean Functions by Reconfigurable Computer	265
<i>J. L. Shafer, S. W. Schneider, J. T. Butler, and P. Stănică</i>	
DPA Resistant AES on FPGA Using Partial DDL	273
<i>Jens-Peter Kaps and Rajesh Velegati</i>	

Poster Abstracts

Poster Abstracts	283
Author Index	291