

2010 International Symposium on VLSI Technology, Systems, and Applications

(VLSI-TSA 2010)

**Hsin Chu, Taiwan
26 – 28 April 2010**



**IEEE Catalog Number: CFP10846-PRT
ISBN: 978-1-4244-5063-3**

TABLE OF CONTENTS

PLENARY SESSION

Innovation in Solid State Devices for Exascale Computing	2
<i>T. C. Chen</i>	
The Technical Challenges of the Future Generations of Telecommunication Technologies (LTE/4G)	6
<i>B. Ekelund</i>	
A New Boom for China's Semiconductor Industry	9
<i>T.-Y. Chiu</i>	

SESSION 1: RF DEVICES

Silicon Millimeter-Wave Radios for 60 GHz and Beyond	12
<i>B. Floyd, A. Valdes Garcia, S. Reynolds, A. Natarajan, D. Liu, B. Gaucher, D. Nakano, Y. Katayama</i>	
Silicon-Based Monolithic Millimeter-Wave Integrated Circuits	14
<i>H. Wang</i>	
RF/Analog and Digital Faceoff – Friends or Enemies in an RF SoC	19
<i>C. Hung, K. Muhammad</i>	
Leading Edge Foundry Si-Based RF Technology for Wireless Communication	21
<i>H. C. Tseng, W.-C. Hua, C. H. Chen, C. C. Ho</i>	
Diodes in CMOS for Millimeter and Sub-Millimeter Wave Circuits	23
<i>C. Mao, D. Shin, R. Han, S. Sankaran, E. Seok, Y. Zhang, K. K. O</i>	

SESSION 2: NOVEL FET

Planar FDSOI Technology for Sub 22nm Nodes	26
<i>O. Faynot, F. Andrieu, C. Fenouillet-Béranger, O. Weber, P. Perreau, L. Tosti, L. Brevard, O. Rozeau, P. Scheiblin, O. Thomas, T. Poiroux</i>	
A 30 nm Gate-All-Around Poly-Si Nano Wire Thin-Film Transistor	28
<i>C.-M. Lee, B.-Y. Tsui</i>	
A Compact, High-Speed, and Low-Power Design for Multi-Pillar Vertical MOSFET's, Suppressing Characteristic Influences by Process Fluctuation	30
<i>K. Sakui, T. Endoh</i>	
Investigation on the Effective Immunity to Process Induced Line-Edge Roughness in Silicon Nanowire MOSFETs	32
<i>T. Yu, W. Ding, J. Zhuge, L. Zhang, R. Wang, R. Huang</i>	
Single-Crystalline Ge p-Channel Thin-Film Transistors with Schottky-Barrier Source/Drain on Flexible Polyimide Substrates	34
<i>W. Hsu, C.-M. Lin, C.-Y. Peng, Y.-Y. Chen, Y.-T. Chen, W.-S. Ho, C. W. Liu</i>	
Carbon Based Graphene Nanoelectronics Technologies	36
<i>C. Y. Sung, Y. M. Lin, J. Hannon, R. Tromp, H. Y. Chiu, A. Valdes-Garcia, K. Jenkins, F. Xia, D. Farmer, J. Ott, J. Welsler, P. Avouris</i>	
Reducing Rext in Laser Annealed Enhancement-Mode In_{0.53}Ga_{0.47}As Surface Channel n-MOSFET	38
<i>I. Ok, D. Veksler, P. Y. Hung, J. Oh, R. L. Moore, C. McDonough, R. E. Geer, C. K. Gaspe, M. B. Santos, G. Wong, P. Kirsch, H. H. Tseng, G. Bersuker, C. Hobbs, R. Jammy</i>	
A New Step in GeOI pFET Scaling and Off-State Current Reduction: 30nm Gate Length and Record I_{on}/I_{off} Ratio	40
<i>L. Hutin, C. Le Royer, J.-F. Damlencourt, J.-M. Hartmann, H. Grampeix, V. Mazzocchi, C. Arvet, C. Tabone, B. Previtali, V. Loup, M.-C. Roue, A. Pouydebasque, D. Lafond, M. Vinet, L. Clavelier, O. Faynot</i>	
Impacts of Multiple-Gate Configuration on Characteristics of Poly-Si Nanowire SONOS Devices	42
<i>H.-H. Hsu, S.-Y. Huang, C.-J. Su, H.-C. Lin, T.-Y. Huang</i>	

SESSION 3: MEMORY I – DRAM

Self-Aligned Shallow Trench Isolation Recess Effect on Cell Performance and Reliability of 42nm NAND Flash Memory	46
<i>C. H. Liu, Y. M. Lin, R. Shirota, H. C. Wei, L. T. Kuo, C. Han, S. H. Chen, H. P. Hwang, Y. Sakamoto, S. Pittikoun</i>	
Gate Stack Etch induced Reliability Issues in Nitrided-Based Trapping Storage Cells	48
<i>T. H. Yeh, S. W. Lin, Y. J. Chen, J. S. Huang, C. H. Cheng, L. H. Chong, S. H. Ku, N. K. Zous, I. J. Huang, T. T. Han, M. S. Chen, W. P. Lu, K. C. Chen, T. Wang, C.-Y. Lu</i>	
Tunnel Oxide Degradation in TANOS Devices and its Origin	50
<i>H. Park, G. Bersuker, M. Jo, D. Veksler, K. Y. Lim, D. Gilmer, N. Goel, C. Y. Kang, C. Young, M. Chang, H. Hwang, H. H. Tseng, P. Kirsch, R. Jammy</i>	
Investigation of Trapping/Detrapping Mechanisms in Al₂O₃ Electron/hole Traps and Their Influence on TANOS Memory Operations	52
<i>L. Larcher, A. Padovani, V. Della Marca, P. Pavan, A. Bertacchini</i>	
Hybrid Silicon Nanocrystals/SiN Charge Trapping Layer with High-k Dielectrics for FN and CHE Programming	54
<i>G. Gay, G. Molas, M. Bocquet, E. Jalaguier, M. Gély, L. Masarotto, J. P. Colonna, H. Grampeix, F. Martin, P. Brianceau, V. Vidal, R. Kies, C. Bongiorno, S. Lombardo, T. Baron, G. Ghibaudo, B. De Salvo</i>	
Layered HfSiON-Based Tunnel Stacks for Voltage Reduction and Improved Reliability in TANOS Memories	56
<i>G. Molas, M. Bocquet, J. P. Colonna, V. Vidal, R. Kies, H. Grampeix, F. Martin, A. M. Papon, H. Dansas, P. Brianceau, C. Licitra, J. P. Barnes, G. Pananakakis, G. Ghibaudo, B. De Salvo</i>	
Current Status of EUV Lithography Development in Japan	58
<i>N/A</i>	
Evaluations for a Highly Scalable, Reliable Vertical Channel SONOS Memory	59
<i>Y. F. Huang, K. F. Chen, K. Y. Chen, K. L. Wei, Y. J. Chen, M. C. Hsu, G. W. Wu, I. C. Yang, T. T. Han, L. H. Chong, S. H. Gu, N. K. Zous, M. S. Chen, W. P. Lu, K. C. Chen, C.-Y. Lu</i>	
Electrical Characterization of Field-Enhanced Poly-Si Nanowire SONOS Memory	61
<i>C.-Y. Wu, T.-C. Liao, M.-H. Yu, S.-K. Chen, C.-M. Tsai, H.-C. Cheng</i>	

SESSION 4: ADVANCED DEVICE TECHNOLOGY

Material and Process Challenges for Interconnects in Nanoelectronics Era	64
<i>K. Ueno</i>	
Investigation of Stability and AC Performance of Sub-Threshold FinFET SRAM	66
<i>M.-L. Fan, Y.-S. Wu, V. P.-H. Hu, P. Su, C.-T. Chuang</i>	
Improved Interface Characterization Technique for High-k/Metal Gated MugFETs Utilizing a Gated Diode Structure	68
<i>C. D. Young, A. Neugroschel, K. Matthews, C. Smith, H. Park, M. M. Hussain, P. Majhi, G. Bersuker</i>	
The Investigation of the Stress-Induced Traps and Its Correlation to PBTI in High-k Dielectrics nMOSFETs by the RTN Measurement Technique	70
<i>C. H. Chang, E. R. Hsieh, S. S. Chung, Y. H. Lin, C. H. Tsai, C. T. Tsai, G. H. Ma</i>	
On the 60 mV/dec @300 K Limit for MOSFET Subthreshold Swing	72
<i>K. P. Cheung</i>	
Modeling of Work-Function Fluctuation for 16 nm FinFET Devices with TiN/ HfSiON Gate Stack	74
<i>C.-H. Hwang, Y. Li</i>	
Back-Gate Mirror Doping for Fully Depleted Planar SOI Transistors with Thin Buried Oxide	76
<i>R. Yan, R. Duane, P. Razavi, A. Afzalian, I. Ferain, C.-W. Lee, N. Dehdashti, B.-Y. Nguyen, K. K. Bourdelle, J. P. Colinge</i>	

SESSION 5: HIGH-K/METAL GATE

Alternative Approaches for High-k/Metal Gate CMOS: Low Temperature Process (Gate Last) and SiGe Channel	80
<i>C. S. Park, M. M. Hussain, K. Tateiwa, J. Huang, J. Lin, T. Ngai, S. Lian, K. Rader, B. Taylor, P. Kirsch, R. Jammy</i>	
Synchrotron XPS and EXAFS Identification of Chemical State and Crystal Phase Changes of HfO₂ Films Doped with Si, N, Al, and La	82
<i>P. S. Lysaght, J. C. Woicik, M. A. Sahiner, C. S. Park, J. Huang, G. Bersuker, W. Taylor, P. Kirsch, R. Jammy</i>	

Investigation of Mechanisms Shifting Metal Effective Workfunction Towards P+ for Various Al Incorporation Scenarios	84
<i>M. Charbonnier, C. Leroux, G. Reimbold, F. Allain, A. Toffoli, G. Ghibaudo, F. Martin, H. Grampeix, F. Boulanger</i>	
Characterization of Sub-nm AlO_x and LaO_x Capping Layers on High-k Gate Stack Film Systems Using VuV ($\lambda=120$ nm) Reflectivity	86
<i>J. Price, J. Hurst, M. Rodgers, S. Bennett, C. S. Park, P. Y. Hung, P. S. Lysaght, B. Taylor, P. Kirsch</i>	
Power, Cost and Circuit IP Reuse: The Real Limiter to Moore's Law Over the Next 10 Years	88
<i>S. E. Thompson</i>	
Investigation of ALD or PVD (Ti-rich vs. N-rich) TiN Metal Gate Thermal Stability on HfO₂ High-k	90
<i>L. Wu, H. Y. Yu, X. Li, K. L. Pey, K. Y. Hsu, H. J. Tao, Y. S. Chiu, C. T. Lin, J. H. Xu, H. J. Wan</i>	
Integration of ALD AlN Work Function Tuning Layers	92
<i>C.-P. Lu, M. Schmidt, H. D. B. Gottlob, H. Kurz</i>	

JOINT SESSION: 3D IC

Thermo-Mechanical Stress Characterization of Tungsten-Fill Through-Silicon-Via	96
<i>T. Dao, D. H. Triyoso, R. Mora, T. Kropewnicki, B. Griesbach, D. Booker, M. Petras, V. Adams</i>	
3D Integration Technology for Energy Efficient System Design	100
<i>S. Borkar</i>	
Verifying Thermal/Thermo-Mechanical Behavior of a 3D Stack – Challenges and Solutions	104
<i>P. Marchal, G. Van Der Plas, P. Limaye, A. Mercha, S. Thijs, D. Linten, K. Guruprasad, M. Stucchi, B. Vandeveld, S. Bronckers, N. Minas, M. Cupac, M. Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, E. Beyne</i>	
Via Mid Through Silicon Vias – The Manufacturability Outlook	106
<i>S. Arkalgud</i>	
ThruChip Interface for 3D System Integration	108
<i>T. Kuroda</i>	

SESSION 6: TRANSISTORS CMOS

Challenges and Opportunities of Extremely Thin SOI (ETSOI) CMOS Technology for Future Low Power and General Purpose System-on-Chip Applications	110
<i>A. Khakifirooz, K. Cheng, P. Kulkarni, J. Cai, S. Ponoth, J. Kuss, B. S. Haran, A. Kimball, L. F. Edge, A. Reznicek, T. Adam, H. He, N. Loubet, S. Mehta, S. Kanakasabapathy, S. Schmitz, S. Holmes, B. Jagannathan, A. Majumdar, D. Yang, A. Upham, S.-C. Seo, J. L. Herman, R. Johnson, Y. Zhu, P. Jamison, Z. Zhu, L. H. Vanamurth, J. Faltermeyer, S. Fan, D. Horak, H. Bu, D. K. Sadana, P. Kozlowski, D. McHerron, J. O'Neill, B. Doris, W. Haensch, E. Leobandung, G. Shahidi</i>	
Multi-V_T Engineering in Highly Scaled CMOS Bulk and FinFET Devices through Ion Implantation into the Metal Gate Stack Featuring a 1.0nm EOT High-k Oxide	112
<i>R. Singanamalla, G. Boccardi, J. Tseng, J. Petry, G. Vellianitis, M. J. H. Van Dal, B. Duriez, G. Vecchio, C. W. T. Bulle-Lieuwma, J. V. Berkum, R. Lander, M. Müller</i>	
Segmented Tri-Gate Bulk CMOS Technology for Device Variability Improvement	114
<i>C. H. Tsai, T.-J. K. Liu, S. H. Tsai, C. F. Chang, Y. M. Tseng, R. Liao, R. M. Huang, P. W. Liu, C. T. Tsai, C. Shin, B. Nikolic, C. W. Liang</i>	
Key Sub 1nm EOT CMOS Enabler by Comprehensive PMOS Design	116
<i>J. Tseng, L.-Å. Ragnarsson, T. Schram, A. Akheyar, Y. Okumo, Z. L. Li, M. Aoulaiche, E. Rohr, T. Witters, C. Adelmann, A. Delabie, V. Paraschiv, C. Kerner, K. Xiong, M. Mueller, T. Hoffmann, P. Absil, S. Biesemans</i>	
Localized SOI Logic and Bulk I/O Devices Co-Integration for Low Power System-on-Chip Technology	118
<i>J.-L. Huguenin, S. Monfray, S. Denorme, G. Bidal, P. Perreau, S. Barnola, M.-P. Samson, K. Benotmane, N. Loubet, Y. Campidelli, F. Leverd, F. Abbate, L. Clement, C. Borowiak, D. Golanski, C. Fenouillet-Béranger, F. Boeuf, G. Ghibaudo, T. Skotnicki</i>	
Palladium Incorporated Nickel Silicide for a Cost Effective Alternative Salicide Technology for Scaled CMOS	120
<i>Y. Nishi, T. Sonehara, A. Hokazono, S. Kawanaka, S. Inaba, A. Kinoshita</i>	
Variation; Key Issue of the Advanced CMOS & LSI's	122
<i>S. Kamohara, A. Nishida, T. Hiramoto, T. Mogami</i>	
Variability Analysis of TiN FinFET SRAM Cell Performance and its Compensation Using V_{th}-controllable Independent Double-Gate FinFET	124
<i>K. Endo, S.-I. O'Uchi, Y. Ishikawa, Y. Liu, T. Matsukawa, K. Sakamoto, J. Tsukada, H. Yamauchi, M. Masahara</i>	

Hole Band Anisotropy Effect on ON-State Performance of Biaxial Compressive Strained SiGe-based Short Channel QW pMOSFETs: Experimental Observations	126
<i>S. H. Lee, A. Nainani, J. Oh, P. Kirsch, S. K. Banerjee, R. Jammy</i>	

SESSION 7: MEMORY II – NOVEL NVM

Bit Cost Scalable (BiCS) Flash Technology for Future Ultra High Density Storage Devices	130
<i>A. Nitayama, H. Aochi</i>	
Comprehensively Study of Read Disturb Immunity and Optimal Read Scheme for High Speed HfO_x Based RRAM with a Ti Layer	132
<i>H. Y. Lee, Y. S. Chen, P.-S. Chen, P.-Y. Gu, Y.-Y. Hsu, W.-H. Liu, W.-S. Chen, C. H. Tsai, F. Chen, C.-H. Lien, M.-J. Tsai</i>	
Low Current Bipolar Resistive Switching Memory Using Cu Metallic Filament in Ge_{0.2}Se_{0.8} Solid-Electrolyte	134
<i>S. Z. Rahaman, S. Maikap, C.-H. Lin, P.-J. Tzeng, H. Y. Lee, T.-Y. Wu, Y. S. Chen, F. Chen, M.-J. Kao, M.-J. Tsai</i>	
Ultra-Low Power Al₂O₃-based RRAM with 1μA Reset Current	136
<i>Y. Wu, B. Lee, H.-S. P. Wong</i>	
Silicides as New Electrode/Heater for Compact Integration of Phase Change Memory with CMOS	138
<i>L. W.-W. Fang, R. Zhao, E.-G. Yeo, K.-G. Lim, H. Yang, L. Shi, T.-C. Chong, Y.-C. Yeo</i>	
Effect of Anodic Interface Layers on the Unipolar Switching of HfO₂-based Resistive RAM	140
<i>X. P. Wang, Y. Y. Chen, L. Pantisano, L. Goux, M. Jurczak, G. Groeseneken, D. J. Wouters</i>	
Investigations of Performance Enhancement in a Poly-Si Nanowire FET Featuring Independent Double-Gated Configuration and Its Nonvolatile Memory Applications	142
<i>W.-C. Chen, H.-H. Hsu, Y. C. Chang, H.-C. Lin, T.-Y. Huang</i>	
Identification and Application of Current Compliance Failure Phenomenon in RRAM Device	144
<i>B. Gao, W. Y. Chang, B. Sun, H. W. Zhang, L. F. Liu, X. Y. Liu, R. Q. Han, T. B. Wu, J. F. Kang</i>	
Scalability with Silicon Nitride Encapsulation Layer for Ti/HfO_x Pillar RRAM	146
<i>P.-Y. Gu, Y. S. Chen, H. Y. Lee, P.-S. Chen, W.-H. Liu, W.-S. Chen, Y.-Y. Hsu, F. Chen, M.-J. Tsai</i>	

SESSION 8: BEOL

Shaping Interconnect Technology for an Interconnected Society	150
<i>R. Cartuyvels, Z. Tökei, E. Beyne, C. Van Hoof</i>	
A New Self-Aligned Contact Technology for III-V MOSFETs	152
<i>H. Guo, X. Zhang, H.-C. Chin, X. Gong, S.-M. Koh, C. Zhan, G.-L. Luo, C.-Y. Chang, H.-Y. Lin, C. H. Chen, Z.-Y. Han, S.-C. Huang, C.-C. Cheng, C.-H. Ko, C. H. Wann, Y.-C. Yeo</i>	
Effective Schottky Barrier Lowering for Contact Resistivity Reduction Using Silicides as Diffusion Sources	154
<i>Z. Zhang, F. Pagette, C. D'Emic, B. Yang, C. Lavoie, A. Ray, Y. Zhu, M. Hopstaken, S. Maurer, C. Murray, M. Guillorn, D. Klaus, J. J. Bucchignano, J. Bruley, J. Ott, A. Pyzyna, J. Newbury, W. Song, G. Zuo, K.-L. Lee, A. Ozcan, J. Silverman, Q. Ouyang, D.-G. Park, W. Haensch, P. M. Solomon</i>	
Strain Engineering in Nanoscale CMOS FinFETs and Methods to Optimize R_{SD}	156
<i>C. Smith, S. Parthasarathy, B. E. Coss, J. Williams, H. Adhikari, G. Smith, B. Sassman, M. M. Hussain, P. Majhi, R. Jammy</i>	
Wafer-on-Wafer (WOW) Stacking with Damascene-Contact TSV for 3D Integration	158
<i>N. Maeda, H. Kitada, K. Fujimoto, K. Suzuki, T. Nakamura, A. Kawai, K. Arai, T. Ohba</i>	
An Extensive Study for the Impacts of Structure-Wise TSVs on Position-Oriented MOSFETs with TSV Signal Disturbance	160
<i>P.-J. Tzeng, C.-C. Wang, L.-H. Chang, S.-C. Chen, S.-H. Shen, C.-T. Shen, S.-H. Wang, S.-C. Liao, C.-H. Lin, D.-Y. Shu, C.-Y. Lee, M.-J. Kao</i>	
Investigations of Cu Bond Structures and Demonstration of a Wafer-Level 3D Integration Scheme with W TSVs	162
<i>K. N. Chen, C. Cabral Jr., S. H. Lee, P. S. Andry, J. Q. Lu</i>	

SESSION 9: NEW MATERIALS FOR LOGIC CHANNEL/POWER

The Prospects for 10 nm III-V CMOS	166
<i>J. A. Del Alamo, D.-H. Kim</i>	

Fast Switching Power Semiconductor Devices and Smart Power IC's: An Enabling Technology for Future High Efficient Electronic System	168
<i>L. Lorenz</i>	
GaN-on-Si Power Field Effect Transistors	171
<i>M. Germain, J. Derluyn, M. Van Hove, F. Medjdoub, J. Das, S. Degroote, K. Cheng, M. Leys, D. Visalli, D. Marcon, K. Geens, J. Viaene, B. Sijmus, S. Decoutere, R. Cartuyvels, G. Borghs</i>	
Nano-Electronics of High κ Dielectrics on Exotic Semiconductors for Science and Technology Beyond Si CMOS.....	173
<i>W. C. Lee, P. Chang, Y. J. Lee, M. L. Huang, T. D. Lin, L. K. Chu, Y. C. Chang, H. C. Chiu, Y. H. Chang, C. A. Lin, W. H. Chang, R. L. Chu, T. H. Chiang, Y. D. Wu, J. Kwo, M. Hong</i>	
Author Index	