

# **2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits & Systems**

**(DDECS 2010)**

**Vienna, Austria  
14-16 April 2010**



**IEEE Catalog Number: CFP10DDE-PRT  
ISBN: 978-1-4244-6612-2**

# Table of Contents

## Invited Talks

---

<b>Self-Repairing and Tuning Reconfigurable Electronics for Space</b>	1
<i>Didier Keymeulen</i>	
<b>Safety Features of SoCs: How can they be re-used?</b>	2
<i>Davide Appello</i>	
<b>Asynchronous Design, Quo Vadis?</b>	3
<i>Alex Yakovlev</i>	

## Embedded Tutorials

---

<b>Formal Verification meets Robustness Checking – Techniques and Challenges</b>	4
<i>Rolf Drechsler, Görschwin Fey</i>	
<b>Evolutionary Circuit Design</b>	5
<i>Lukáš Sekanina</i>	
<b>Ensuring high Testability without Degrading Security</b>	6
<i>Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre</i>	
<b>Advanced Embedded Memory Testing: Reducing the Defect per Million Level at Lower Test Cost</b>	7
<i>Said Hamdioui, Ad J. van de Goor</i>	

## Poster Session I

---

<b>Automated Simulation-based Verification of Power Requirements for Systems-on-Chips</b>	8
<i>Christoph Trummer, Christoph M. Kirchsteiger, Christian Steger, Reinhold Weiß, Markus Pistauer, Damian Dalton</i>	
<b>Noise Determination of a Current Conveyor in an Inverting Voltage Amplifier Configuration</b>	12
<i>Stylianos Siskos</i>	
<b>Utilizing the Bulk-driven Technique in Analog Circuit Design</b>	16
<i>Fabian Khateb, Dalibor Biolek, Nabhan Khatib, Jiří Vávra</i>	
<b>Instruction Reliability Analysis for Embedded Processors</b>	20
<i>Ali Azarpeyvand, Mostafa E. Salehi, Farshad Firouzi, Amir Yazdanbakhsh, Sied Mehdi Fakhraie</i>	
<b>Automated SEU Fault Emulation using Partial FPGA Reconfiguration</b>	24
<i>Uroš Legat, Anton Biasizzo, Franc Novak</i>	
<b>Low-Cost Fault Tolerance on the ALU in Simple Pipelined Processors</b>	28
<i>Nguyen Minh Huu, Bruno Robisson, Michel Agoyan, Nathalie Drach</i>	
<b>Design of a Single Layer Programmable Structured ASIC Library</b>	32
<i>Thomas C.P. Chau, David W.L. Wu, Yan-Qing Ai, Brian P.W. Chan, Sam M.H. Ho, Oscar K.L. Lau, Steve C.L. Yuen, Kong-Pang Pun, Oliver C.S. Choy, Philip H.W. Leong</i>	
<b>On the Mitigation of SET Broadening Effects in Integrated Circuits</b>	36
<i>Luca Sterpone, Niccolò Battezzati</i>	
<b>A Software-based Self-Test and Hardware Reconfiguration Solution for VLIW Processors</b>	40
<i>Tobias Koal, Heinrich Theodor Vierhaus</i>	
<b>A Low Power Low Voltage Mixer for 2.4GHz Applications in CMOS-90nm Technology</b>	44
<i>Alberto Villegas, Diego Vázquez, Adoración Rueda</i>	

## Session 1A: Advanced Applications of FPGAs

---

<b>Characterization of Randomness Sources in Ring Oscillator-based True Random Number Generators in FPGAs</b>	48
<i>Boyan Valtchanov, Viktor Fischer, Alain Aubert, Florent Bernard</i>	
<b>Efficient Mapping of Nondeterministic Automata to FPGA for Fast Regular Expression Matching</b>	54
<i>Jan Kořenek, Vlastimil Košar</i>	
<b>Data Compression in Hardware – The Burrows-Wheeler Approach</b>	60
<i>Sebastian Arming, Roman Fenkhuber, Thomas Handl</i>	

## Session 1B: Defect/Fault Tolerance and Evaluation

---

<b>Software-based Self-Repair of Statically Scheduled Superscalar Data Paths</b>	66
<i>Mario Schölzel</i>	
<b>Built-In Clock Domain Crossing (CDC) Test and Diagnosis in GALS Systems</b>	72
<i>Carlos Leong, Pedro Machado, Vasco Bexiga, Joao P. Teixeira, Isabel C. Teixeira, José C. Silva, Pedro Lousã, João Varela</i>	
<b>A Better-Than-Worst-Case Robustness Measure</b>	78
<i>Stefan Frehse, Görschwin Fey, Rolf Drechsler</i>	

## Session 2A: Analog/Mixed, RF Design and Test

---

<b>An Integrated Low Power Buck Converter with a Comparator Controlled Low-Side Switch</b>	84
<i>Reinhard Enne, Horst Zimmermann</i>	
<b>A Build-In Self-Test Technique for RF Mixers</b>	88
<i>Lambros Dermentzoglou, Angela Arapoyanni, Yiorgos Tsiatouhas</i>	
<b>Ultra Low-Voltage Bidirectional Current Mirror Using Clocked Semi-Floating-Gate Transistors</b>	93
<i>Yngvar Berg</i>	

## Session 2B: Dependable Systems, Reconfiguration and Reliable Operations

---

<b>Combining De-Stressing and Self Repair for Long-Term Dependable Systems</b>	99
<i>Tobias Koal, Heinrich Theodor Vierhaus</i>	
<b>Developing Reconfigurable FIFOs to Optimize Power/Performance of Voltage/Frequency Island-based Networks-on-Chip</b>	105
<i>Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen</i>	
<b>Exploration of the FlexRay Signal Integrity using a Combined Prototyping and Simulation Approach</b>	111
<i>Martin Krammer, Federico Clazzer, Eric Armengaud, Michael Karner, Christian Steger, Reinhold Weiß</i>	

## Student Poster Session

---

<b>Self-Adaptive Mechanism for Cache Memory Reliability Improvement</b>	117
<i>Liviu Agnola, Mircea Vlăduțiu, Mihai Udrescu</i>	
<b>Design-Time Configurable Processor Basic Structure</b>	119
<i>Filip Adamec, Tomas Fryza</i>	
<b>Reconfigurable Hardware Objects for Image Processing on FPGAs</b>	121
<i>Jan Kloub, Petr Honzik, Martin Daněk</i>	
<b>A 65nm Embedded Low Power SRAM Compiler</b>	123
<i>Sheng Wu, Xiang Zheng, Zhiqiang Gao, Xiangqing He</i>	
<b>Blind Image Deconvolution Algorithm on NVIDIA CUDA Platform</b>	125
<i>Tomáš Mazanec, Antonín Heřmánek, Jan Kamenický</i>	

## Session 4A: Methods in SoC Design

---

<b>Partitioning Methods for Unicast/Multicast Traffic in 3D NoC Architecture</b>	<b>127</b>
<i>Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen</i>	
<b>SystemC-AMS SDF Model Synthesis for Exploration of Heterogeneous Architectures</b>	<b>133</b>
<i>Andreas Popp, Andreas Herrholz, Kim Grüttner, Yannick Le Moullec, Peter Koch, Wolfgang Nebel</i>	
<b>A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip</b>	<b>139</b>
<i>Mojtaba Valinataj, Siamak Mohammadi, Juha Plosila, Pasi Liljeberg</i>	

## Session 4B: Student papers

---

<b>Current Sensing Completion Detection in Deep Sub-Micron Technologies</b>	<b>145</b>
<i>Lukas Nagy, Viera Stopjaková</i>	
<b>Hardware Accelerated Pattern Matching Based on Deterministic Finite Automata with Perfect Hashing</b>	<b>149</b>
<i>Jan Kastil, Jan Kořenek</i>	
<b>Combined Matched Filter and Arbitrary Interpolator for Symbol Timing Synchronization in SDR Receivers</b>	<b>153</b>
<i>Mehmood-ur-Rehman Awan, Peter Koch</i>	
<b>A 3-5 GHz UWB CMOS Receiver with Digital Control Technique</b>	<b>157</b>
<i>Bo Han, Mengmeng Liu, Ning Ge</i>	

## Session 5A: Nano-Scale Integration

---

<b>Computation Reduction for Statistical Analysis of the Effect of nano-CMOS Variability on Asynchronous Circuits</b>	<b>161</b>
<i>Zheng Xie, Doug Edwards</i>	
<b>Buffer-Ring-Based All-Digital On-Chip Monitor for PMOS and NMOS Process Variability and Aging Effects</b>	<b>167</b>
<i>Tetsuya Iizuka, Toru Nakura, Kunihiro Asada</i>	

## Session 5B: Student papers

---

<b>Modern Fault Tolerant Architectures Based on Partial Dynamic Reconfiguration in FPGAs</b>	<b>173</b>
<i>Martin Straka, Jan Kastil, Zdenek Kotasek</i>	
<b>Testing Analog Electronic Circuits using N-terminal Network</b>	<b>177</b>
<i>Piotr Kyzioł, Jerzy Rutkowski, Damian Grzechca</i>	
<b>The Novel Approach to Wideband RFIC Receivers in Standard CMOS Process</b>	<b>181</b>
<i>Libor Majer, Viera Stopjaková</i>	
<b>A Low Phase Noise 20 GHz Voltage Control Oscillator using 0.18-<math>\mu</math>m CMOS Technology</b>	<b>185</b>
<i>C.M. Yang, H.L. Kao, Y.C. Chang, M.T. Chen, H.M. Chang, C.H. Wu</i>	

## Poster Session II

---

<b>Tree-Model Based Mapping for Energy-Efficient and Low-Latency Network-on-Chip</b>	189
<i>Bo Yang, Thomas Canhao Xu, Tero Sääntti, Juha Plosila</i>	
<b>SREEP: Shift Register Equivalents Enumeration and Synthesis Program for Secure Scan Design</b>	193
<i>Katsuya Fujiwara, Hideo Fujiwara, Marie Engelene J. Obien, Hideo Tamamoto</i>	
<b>A Synthesis Method to Propagate False Path Information from RTL to Gate Level</b>	197
<i>Satoshi Ohtake, Hiroshi Iwata, Hideo Fujiwara</i>	
<b>How to Reduce Size of a Signature-based Diagnostic Dictionary Used for Testing of Connections</b>	201
<i>Tomasz Garbolino, Krzysztof Gucwa, Andrzej Hlawiczka</i>	
<b>Highly Linear Down-Conversion Mixer in 65nm CMOS for a High Supply Voltage of 2.5V</b>	205
<i>Kurt Schweiger, Horst Zimmermann</i>	
<b>A Mixer-Filter Combination of a Direct Conversion Receiver for DVB-H Applications in 65nm CMOS</b>	209
<i>Heimo Uhrmann, Lukas Dörrer, Franz Kuttner, Kurt Schweiger, Horst Zimmermann</i>	
<b>A Comparison of Low Voltage LNA Architectures Designed for Multistandard GNSS in Two 90 nm CMOS Technologies</b>	213
<i>Jacek Grądzki, Tomasz Borejko, Witold A. Pleskacz</i>	
<b>Intelligent IGBT Driver Concept for Three-Phase Electric Drive Diagnostics</b>	217
<i>Bohumil Klima, Jan Knobloch, Martin Pochyla</i>	
<b>Theorem Proving Techniques for the Formal Verification of NoC Communications with Non-minimal Adaptive Routing</b>	221
<i>Amr Helmy, Laurence Pierre, Axel Jantsch</i>	
<b>NoGapCL: A Flexible Common Language for Processor Hardware Description</b>	225
<i>Wenbiao Zhou, Per Karlström, Dake Liu</i>	
<b>Modeling Temperature Distribution in Networks-on-Chip using RC-Circuits</b>	229
<i>Andreas Tockhorn, Claas Cornelius, Hagen Saemrow, Dirk Timmermann</i>	
<b>Enhancing Pipelined Processor Architectures with Fast Autonomous Recovery of Transient Faults</b>	233
<i>Marcus Jettler, Jakob Lechner, Andreas Steininger</i>	

## Session 6A: Advanced Digital Architectures

---

<b>Instruction Set Extensions for Multi-Threading in LEON3</b>	237
<i>Martin Danžek, Leos Kafka, Lukas Kohout, Jaroslav Sykora</i>	
<b>Wrapper Design for a CDMA Bus in SOC</b>	243
<i>Tatjana Nikolić, Mile Stojčev, Zoran Stamenković</i>	
<b>Evaluation of Radix-2 and Radix-4 FFT Processing on a Reconfigurable Platform</b>	249
<i>Waqar Hussain, Fabio Garzia, Jari Nurmi</i>	

## Session 6B: Memory Testing and Reliability of Memory Elements

---

<b>Using a CISC Microcontroller to Test Embedded Memories</b>	261
<i>Ad J. van de Goor, Said Hamdioui, Georgi Gaydadjiev</i>	
<b>Memory Elements Based on Minority-3 Gates and Inverters Implemented in 90 nm CMOS</b>	267
<i>Snorre Aunet, Amir Hasanbegovic</i>	

### Poster Session III

---

<b>Evaluation of Transition Untestable Faults Using a Multi-Cycle Capture Test Generation Method</b>	273
<i>Masayoshi Yoshimura, Hiroshi Ogawa, Toshinori Hosokawa, Koji Yamazaki</i>	
<b>Synthesis of Online Testable Reversible Circuit</b>	277
<i>Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya</i>	
<b>On Analysis of Fabricated Polymorphic Circuits</b>	281
<i>Vaclav Simek, Richard Ruzicka, Lukas Sekanina</i>	
<b>A Time-to-Digital Converter Using Multi-Phase-Sampling and Time Amplifier for All Digital Phase-Locked Loop</b>	285
<i>Kuo-Hsing Cheng, Chang-Chien Hu, Jen-Chieh Liu, Hong-Yi Huang</i>	
<b>A Hardware Accelerated Framework for the Generation of Design Validation Programs for SMT Processors</b>	289
<i>Danilo Ravotto, Ernesto Sánchez, Matteo Sonza Reorda</i>	
<b>Non-disjoint Decomposition of Logic Functions in Reed-Muller Spectral Domain</b>	293
<i>Edward Hrynkiewicz, Stefan Kolodziński</i>	
<b>Memory Optimizations for Packet Classification Algorithms in FPGA</b>	297
<i>Viktor Puš, Juraj Blaho, Jan Kořenek</i>	
<b>A 0.4 V Bulk-input Pseudo Amplifier in 90nm CMOS Technology</b>	301
<i>Arash Ahmadpour</i>	
<b>A novel SRAM-based FPGA Architecture for Defect and Fault Tolerance of Configurable Logic Blocks</b>	305
<i>Farid Lahrach, Abderrazek Abdaoui, Abderrahim Doumar, Eric Chatelet</i>	
<b>Simulation-based Sensitivity and Worst-Case Analyses of Automotive Electronics</b>	309
<i>Monica Rafaila, Christian Decker, Christoph Grimm, Georg Pelz</i>	
<b>Synthesizing Simulators for Model Checking Microcontroller Binary Code</b>	313
<i>Dominique Gückel, Bastian Schlich, Jörg Brauer, Stefan Kowalewski</i>	

### Session 8A: Asynchronous Circuits – Design Verification and Testing

---

<b>A Deterministic Approach for Hardware Fault Injection in Asynchronous QDI Logic</b>	317
<i>Werner Friesenbichler, Thomas Panhofer, Andreas Steininger</i>	
<b>Test Pattern Generation for the Combinational Representation of Asynchronous Circuits</b>	323
<i>Roland Dobai, Elena Gramatová</i>	
<b>Synthesis of Asynchronous Monitors for Critical Electronic Systems</b>	329
<i>Alexandre Porcher, Katell Morin-Allory, Laurent Fesquet</i>	

### Session 8B: Logic Synthesis

---

<b>Synthesizing Multiplier in Reversible Logic</b>	335
<i>Sebastian Offermann, Robert Wille, Gerhard W. Dueck, Rolf Drechsler</i>	
<b>Window Optimization of Reversible and Quantum Circuits</b>	341
<i>Mathias Soeken, Robert Wille, Gerhard W. Dueck, Rolf Drechsler</i>	
<b>On Logic Synthesis of Conventionally Hard to Synthesize Circuits Using Genetic Programming</b>	346
<i>Petr Fišer, Jan Schmidt, Zdeněk Vašíček, Lukáš Sekanina</i>	

## Session 9A: Test Generation and Diagnosis

---

<b>Constraint-based Test Pattern Generation at the Register-Transfer Level</b>	<b>352</b>
<i>Taavi Viilukas, Jaan Raik, Maksim Jenihhin, Raimund Ubar, Anna Krivenko</i>	
<b>Fault Diagnosis of Crosstalk Induced Glitches and Delay Faults</b>	<b>358</b>
<i>Shehzad Hasan, Ajoy Kumar Palit, Walter Anheier</i>	
<b>Reduction of Power Dissipation Through Parallel Optimization of Test Vector and Scan Register Sequences</b>	<b>364</b>
<i>Zdenek Kotasek, Jaroslav Skarvada, Josef Strnadel</i>	
<b>Comparison of Jitter Decomposition Methods for BER Analysis of High-Speed Serial Links</b>	<b>370</b>
<i>Stefan Erb, Wolfgang Pribyl</i>	

## Session 9B: Applications

---

<b>Analysis of Power Consumption and Transition Fault Coverage for LOS and LOC Testing Schemes</b>	<b>376</b>
<i>Fangmei Wu, Luigi Dilillo, Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Junxia Ma, Wei Zhao, Mohammad Tehranipoor, Xiaoqing Wen</i>	
<b>Low-cost, Customized and Flexible SRAM MBIST Engine</b>	<b>382</b>
<i>Ad J. van de Goor, Christian Jung, Said Hamdioui, Georgi Gaydadjiev</i>	
<b>Decoupling Capacitance Study and Optimization Method for High-Performance VLSIs</b>	<b>388</b>
<i>Qing K. Zhu, Joe Yong, Tom Mozdzen</i>	
<b>Versatile Sub-BandGap Reference IP Core</b>	<b>393</b>
<i>Tomáš Urban, Ondřej Šubrt, Pravoslav Martinek</i>	
<b>A 12-bit Fully Differential 2MS/s Successive Approximation Analog-to-Digital Converter with Reduced Power Consumption</b>	<b>399</b>
<i>Milos Davidovic, Gerald Zach, Horst Zimmermann</i>	
<b>Receiver Synchronization in Video Streaming with Short Latency over Asynchronous Networks</b>	<b>403</b>
<i>Jiří Halák, Sven Ubik, Petr Žejdl</i>	
<b>Author Index</b>	<b>406</b>