

2010 IEEE International Interconnect Technology Conference

(IITC 2010)

**Burlingame, California, USA
6 – 9 June 2010**



**IEEE Catalog Number: CFP10ITR-PRT
ISBN: 978-1-4244-7676-3**

TABLE OF CONTENTS

SYSTEMS AND INTERCONNECTS

3D System Design: A Case for Building Customized Modular Systems in 3D	1
<i>P. Emma, E. Kursun</i>	
A 3D Interconnect System for Large Biosensor Array and CMOS Signal-processing IC Integration	4
<i>H. S. Yang, R. Ravindran, M. S. Bakir, J. D. Meindl</i>	

PROCESS INTEGRATION I

CVD Co and its Application to Cu Damascene Interconnections	7
<i>T. Nogami, J. Maniscalco, A. Madan, P. Flaitz, P. DeHaven, C. Parks, L. Tai, B. Lawrence, R. Davis, R. Murphy, T. Shaw, S. Cohen, C. K. Hu, C. Cabral, S. Chiang, J. Kelly, M. Zaitz, J. Schmatz, S. Choi, K. Tsumura, C. Penny, H. C. Chen, D. Canaperi, T. Vo, F. Ito, O. Straten, A. Simon, S. H. Rhee, B. Y. Kim, T. Bolom, V. Ryan, P. Ma, J. Ren, J. Aubuchon, J. Fine, P. Kozlowski, T. Spooner, D. Edelstein</i>	
A Key of Self-formed Barrier Technique for Reliability Improvement of Cu Dual Damascene Interconnects	10
<i>K. Ohmori, K. Mori, K. Maekawa, K. Kohama, K. Ito, T. Ohnishi, M. Mizuno, M. Fujisawa, M. Murakami, H. Miyatake</i>	
Interface Effect on Mn-containing Self-formed Barrier Formation with Extreme Low-k Dielectric Integration	13
<i>S. C. Pan, C. C. Chi, C. C. Ko, H. H. Kuo, F. M. Huang, S. C. Lee, M. H. Lin, H. Y. Huang, C. H. Hsieh, S. M. Jeng, H. J. Tao, M. Cao, Y. J. Mii</i>	

POSTER SESSION I

Structural Effects on Chip Package Interaction and Mechanical Reliability of Cu/Low-k Multi-layer Interconnects in Flip-chip Package	16
<i>M. G. Lee, C. J. Uchibori</i>	
A New Enhancement Layer to Improve Copper Interconnect Performance	19
<i>H. Y. Huang, C. H. Hsieh, S. M. Jeng, H. J. Tao, M. Cao, Y. J. Mii</i>	
The Improvement of Electrical Programmable Fuse with Salicide-block Dielectric Film in 40nm CMOS Technology	22
<i>K. S. Wu, C. C. Wong, S. Chi, C. H. Tseng, P. Huang, D. Huang, T. Su</i>	
Integration and Frequency Dependent Electrical Modeling of Through Silicon Vias (TSV) for High Density 3DICs	25
<i>L. Cadix, M. Rousseau, C. Fuchs, P. Leduc, A. Thuairre, R. Farhane, H. Chaabouni, R. Anciant, J. L. Huguenin, P. Coudrain, A. Farcy, C. Bermond, N. Sillon, B. Fléchet, P. Ancey</i>	
A BEOL Multilevel Structure with Ultra Low-k Materials ($\kappa \leq 2.4$)	28
<i>J. Bao, N. Lustig, E. Engbrecht, J. Gill, R. Filippi, T. C. Lee, K. Chanda, D. Kioussis, A. Lisi, T. Cheng, S. B. Law, A. Simon, P. Flaitz, J. Choi, W. Tseng, E. Zielinski, S. M. Gates, A. Grill, S. Nguyen, H. Shobha</i>	
Development, Characterization and Integration of a Novel Boron Nitride Process for Application as a Cu Diffusion Barrier	31
<i>Y. Chen, M. Spuller, M. Balseanu, Z. Cui, M. Naik, L. Q. Xia</i>	
Porous Low k Structural Design to Meet Next Generation Interconnect Needs	34
<i>L. Matz, M. K. Haas, R. N. Vrtis, X. Jiang, A. Wu, M. B. Rao, M. L. O'Neill</i>	
Robust Multi-level RC Design Corners for 32/28nm Advanced Mobile SoC	37
<i>D. Bang, D. Galbi, M. Saint-Laurent, R. Bucki, R. Dasegowda, J. Hosmani, G. C. F. Yeap</i>	
Ultimate-low-k SiOCH Film ($\kappa=1.3$) with Sufficient Modulus (>5 GPa) and Ultra-high Thermal Stability Formed by Low-temperature Pulse-time-modulated Neutral-beam-enhanced CVD	40
<i>S. Yasuhara, T. Sasaki, T. Shimayama, K. Tajima, H. Yano, S. Kadomura, M. Yoshimaru, N. Matsunaga, S. Samukawa</i>	
Conformal Deposition of Electroless Barrier and Seed Layers in TSV with Au Nano Particle Catalyst	43
<i>F. Inoue, T. Yokoyama, H. Miyake, S. Tanaka, K. Yamamoto, S. Shingubara</i>	
Microprobing the Mechanics of Complex Interconnect Structures	45
<i>A. W. Hsing, A. V. Kearney, L. Li, J. Xue, M. Brillhart, R. H. Dauskardt</i>	

AC Conductance Modeling and Analysis of Graphene Nanoribbon Interconnects	48
<i>D. Sarkar, C. Xu, H. Li, K. Banerjee</i>	
Evolutionary and Revolutionary Interconnect Technologies for Performance Enhancement of Subthreshold Circuits	51
<i>O. Jamal, A. Naeemi</i>	
A Study of Signal Integrity Issues in Through-silicon-via-based 3D ICs	54
<i>C. Liu, S. K. Lim</i>	

MATERIALS AND UNIT PROCESS

Etching Process Scalability and Challenges for ULK Materials	57
<i>T. Chevolleau, N. Posseme, T. David, R. Bouyssou, J. Ducote, F. Bailly, M. Darnon, M. Kodadi, M. Besacier, C. Licitra, M. Guillermet, A. Ostrovsky, C. Verove, O. Joubert</i>	
Molecular Design of Ultra-low-<i>k</i> Hybrid Glasses	60
<i>M. Oliver, G. Dubois, R. Dauskardt</i>	
Function Through Structure: An Atomistic View on the Additive Action at Copper/Electrolyte Interfaces	63
<i>P. Broekmann, D. Mayer</i>	
Link Between Silica-metal Agglomeration and High Porosity Ultra-low <i>k</i> Scratch Formation During Chemical Mechanical Polishing	66
<i>N. Heylen, E. Camerotto, H. Volders, Y. Traval, G. Vereecke, G. P. Beyer, Z. Tökei</i>	
Direct CMP Process with Advanced ELK for 45 nm Half Pitch Interconnects	69
<i>T. Seo, Y. Oka, K. Seo, K. Goto, H. Chibahara, H. Korogi, S. Suzuki, M. Hamada, N. Suzumura, K. Tsukamoto, A. Ueki, T. Furuhashi, D. Kodama, S. Kido, J. Izumitani, K. Tomita, E. Kobori, A. Ikeda, Y. Kawano, T. Ueda</i>	
CMP Process Optimization for Improved Compatibility with Advanced Metal Liners	72
<i>N. Heylen, L. Yunlong, K. Kellens, L. Carbonell, H. Volders, G. Santoro, V. Gravey, A. Cockburn, Y. Wang, K. Shah, L. Leunissen, G. P. Beyer, Z. Tökei</i>	

BACK END MEMORY & MEMS

Phase Change Memory: Development Progress and System Opportunities	75
<i>G. Atwood</i>	
Size Limitation of Cross-point Memory Array and Its Dependence on Data Storage Pattern and Device Parameters	78
<i>J. Liang, H. S. P. Wong</i>	
MEMS Technology Using Back-end of Line Processes in CMOS LSI	81
<i>S. Machida</i>	
A CMOS Compatible Back End MEMS Switch for Logic Functions	84
<i>V. Joshi, C. Khieu, C. G. Smith, C. Schepens, F. Csaszar, D. Lacey, T. Nagata, M. Renault, R. Van-Kampen, R. Knipe, D. Yost</i>	

RELIABILITY AND CHARACTERIZATION I

Small Grain and Twin Characterization in Sub-100 nm Cu Interconnects Using the Conical Dark-field Technique in the Transmission Electron Microscope	87
<i>R. Hübner, H. J. Engelmann, E. Zschech</i>	
Damage Characterization of Low-<i>k</i> Layers Through Cu Damascene Process Using Monoenergetic Positron Beams	90
<i>A. Uedono, N. Inoue, Y. Hayashi, K. Eguchi, T. Nakamura, Y. Hirose, M. Yoshimaru, N. Oshima, T. Ohdaira, R. Suzuki</i>	
A Comparative Study of ULK Conduction Mechanisms and TDDB Characteristics for Cu Interconnects with and without CoWP Metal Cap at 32nm Technology	93
<i>F. Chen, E. Huang, M. Shinosky, M. Angyal, Y. Kane, Y. Wang, A. Kolics</i>	
Quantifying LER to Predict its Impact on BEOL TDDB Reliability at 20nm $\frac{1}{2}$ pitch	96
<i>S. Demuyne, P. Roussel, M. Stucchi, J. Versluijs, G. G. Gishia, D. Roest, Z. Tökei, G. P. Beyer</i>	

POSTER SESSION II

Low Resistance W-contact for 32-nm Node Devices and Beyond	99
<i>T. Hinomura, A. Nishimura, M. Joei, H. Ohnaka, H. Miyajima, T. Kishida</i>	
A Modified Berman Model for the Prediction of Time-dependent Dielectric Breakdown (TDDB) Characteristics of Low-k/ULK Interconnect Dielectrics from Dual-voltage Ramp Dielectric Breakdown (DVRDB) Test	102
<i>T. Y. Jeong, S. Oh, M. Lee, S. Choi, A. T. Kim</i>	
Three-dimensional Characterization of Crystalline Grains in Sub-100 nm Cu Lines by Transmission Electron Microtomography	105
<i>T. Ito, U. Matsuwaki, T. Najjou, H. Hashimoto, N. Tarumi, S. Ogawa</i>	
Spin-on Dielectric Liner TSV for 3D Wafer Level Packaging Applications	107
<i>Y. Civalo, B. Majeed, D. S. Tezcan, P. Soussan, E. Beyne</i>	
Low Resistance Wiring and 2Xnm Void Free Fill with CVD Ruthenium Liner and DirectSeed™ Copper	110
<i>J. Rullan, T. Ishizaka, F. Cerio, S. Mizuno, Y. Mizusawa, T. Ponnuswamy, J. Reid, A. McKerrow, C. C. Yang</i>	
Pt Vias for High Temperature MEMS Interconnects	113
<i>D. E. Eausch, C. Gregory, R. L. Rhoades</i>	
An Efficient 3D Green's Function Approach for Fast Impedance Extraction of Interconnects and Spiral Inductors in CMOS RF/Millimeter-wavelength Circuits	116
<i>N. Srivastava, R. Suaya, K. Banerjee</i>	
Improving Cu Line Rs Control Using Feed-forward Information for CMP Endpointing	119
<i>X. Hu, Z. Wang, W. C. Tu, D. Mao</i>	
Inhibition of Enhanced Cu Oxidation on Ruthenium	122
<i>S. F. Ding, Q. Xie, T. Waechtler, H. S. Lu, S. E. Schulz, X. P. Qu</i>	
Characterization of Self-formed Ti-based Barrier Layers in Cu(Ti)/Dielectric-layer Samples using X-ray Photoelectron Spectroscopy	125
<i>K. Kohama, K. Ito, Y. Sonobayashi, K. Mori, K. Maekawa, Y. Shirai, M. Murakami</i>	
Mechanical Properties of Hydrogenated Amorphous Silicon Carbide Thin Films	127
<i>Y. Matsuda, S. W. King, J. Bielefeld, R. H. Dauskardt</i>	
Minimization of Plasma Ashing Damage to OSG Low-k Dielectrics	130
<i>H. Shi, H. Huang, J. Im, P. S. Ho</i>	
Bandwidth, Delay and Energy Aware Optimization of Global Interconnects for Many-core Architectures	133
<i>A. Balakrishnan, A. Naeemi</i>	
On-chip Optical Interconnection Network Performance Evaluation Using Power Penalty Metrics from Silicon Photonic Modulators	136
<i>A. Biberman, J. Chan, K. Bergman</i>	

PACKAGING, 3D & TSV II

Lead-free Flip Chip Solution for 40 nm Extreme Low-k Interconnect System	139
<i>S. Y. Hou, C. W. Shih, W. C. Wu, C. H. Hsieh, A. J. Su, C. H. Tung, S. P. Jeng, M. J. Li, D. C. H. Yu</i>	
Capturing Intrinsic Impact of Low-k Dielectric Stacks and Packaging Materials on Mechanical Integrity of Cu/Low-k Interconnects	142
<i>T. Furusawa, K. Goto, J. Izumitani, M. Matsuura, M. Fujisawa, N. Kawanabe, T. Hirose, E. Hayashi, S. Baba, Y. Asano, T. Ichiki, Y. Takata</i>	
3D TSV Integration Technology Challenges for High Volume Production from Fabless Supply Chain Aspect	145
<i>S. Q. Gu, U. Ray, Y. Li, A. Chandrasekaran, B. Henderson, M. Nowak</i>	
Electrical Evaluation of 130-nm MOSFETs with TSV Proximity in 3D-SIC Structure	148
<i>Y. Yang, G. Katti, R. Labie, Y. Travaly, B. Verlinden, I. Wolf</i>	
Temperature Dependent Electrical Characteristics of Through-si-via (TSV) Interconnections	151
<i>G. Katti, A. Mercha, M. Stucchi, Z. Tokai, D. Velenis, J. Van-Olmen, C. Huyghebaert, A. Jourdain, M. Rakowski, I. Debusschere, P. Soussan, H. Oprins, W. Dehaene, K. Meyer, Y. Travaly, E. Beyne, S. Biesemans, B. Swinnen</i>	
Development of Low Temperature Dielectrics down to 150 °C for Multiple TSVs Structure with Wafer-on-wafer (WOW) Technology	154
<i>H. Kitada, N. Maeda, K. Fujimoto, Y. Mizushima, Y. Nakata, T. Ohba</i>	

PROCESS INTEGRATION II

Robust Spin-on Glass Gap-fill Process Technology for sub-30nm Interlayer Dielectrics	157
<i>K. M. Byun, D. Y. Jung, J. W. Lee, S. Lee, H. Kim, M. J. Kim, E. Hong, M. Gang, S. W. Nam, J. T. Moon, C. C. J. Lee, H. S. Lee</i>	
Demonstration of a Reliable High-performance and Yielding Air Gap Interconnect Process	160
<i>H. J. Yoo, S. Balakrishnan, J. Bielefeld, M. Harmes, H. Miramatsu, S. King, M. Kobrinsky, B. Krist, P. Reese, V. RamachandraRao, K. Singh, S. Suri, C. Ward</i>	
Integration of 20nm Half Pitch Single Damascene Copper Trenches by Spacer-defined Double Patterning (SDDP) on Metal Hard Mask (MHM)	163
<i>Y. K. Siew, J. Versluijs, E. Kunnen, I. Ciofi, W. Alaerts, H. Dekkers, H. Volders, S. Suhard, A. Cockburn, E. Sleenckx, E. Van-Besien, H. Struyf, M. Maenhoudt, A. Noori, D. Padhi, K. Shah, V. Gravey, G. Beyer</i>	
Path-finding for Integration of Porous SiOCH Films (k~2.5) in System-LSIs	166
<i>N. Inoue, M. Ueki, H. Yamamoto, I. Kume, M. Iguchi, T. Kaneko, H. Honda, D. Oshida, K. Ozawa, I. Ishizuka, Y. Horikoshi, J. Kawahara, Y. Hayashi</i>	
Highly Manufacturable ELK Integration Technology with Metal Hard Mask Process for High Performance 32nm-node Interconnect and Beyond	169
<i>S. Matsumoto, T. Harada, Y. Morinaga, D. Inagaki, J. Shibata, K. Tashiro, T. Kabe, A. Iwasaki, S. Hirao, M. Tsutsue, K. Nomura, K. Seo, T. Hinomura, N. Torazawa, S. Suzuki, K. Kobayashi, H. Korogi, H. Okamura, Y. Kanda, T. Shigetoshi, M. Watanabe, K. Tomiyama, H. Shimizu, M. Matsumoto, T. Sasaki, T. Hamatani, K. Hagihara, T. Ueda</i>	

NOVEL MATERIALS AND CONCEPTS

Cu - Based Catalysts Can Make CMOS Compatible Si Nanowires: Toward Reconfigurable Interconnects	172
<i>V. Jousseau, V. T. Renard</i>	
Networked-nanographite Wire Grown on SiO₂ Dielectric Without Catalysts Using Metal-photoemission-assisted Plasma-enhanced CVD	175
<i>M. Sato, S. Ogawa, T. Kaga, H. Sumi, E. Ikenaga, Y. Takakuwa, M. Nihei, N. Yokoyama</i>	
Physical Limitations on Delay and Energy Dissipation of Interconnects for Post-CMOS Devices	178
<i>S. Rakheja, A. Naemi, J. D. Meindl</i>	

3D AND TSV II

3D Large Scale Integration Technology using Wafer-on-wafer (WOW) Stacking	181
<i>T. Ohba</i>	
Recent Advances in Submicron Alignment 300 mm Copper-copper Thermocompressive Face-to-face Wafer-to-wafer Bonding and Integrated Infrared, High-speed FIB Metrology	184
<i>W. H. Teh, C. Deeb, J. Burggraf, M. Wimplinger, T. Matthias, R. Young, C. Senowitz, A. Buxbaum</i>	
Cu to Cu Interconnect Using 3D-TSV and Wafer to Wafer Thermo-compression Bonding	187
<i>C. Huyghebaert, J. Van-Olmen, Y. Civale, A. Phommahaxay, A. Jourdain, S. Sood, S. Farrens, P. Soussan</i>	
Reliability and Ultra-low Temperature Bonding of High Density Large Area Arrays with Cu/Sn-Cu Interconnects for 3D Integration	190
<i>J. D. Reed, M. Lueck, C. Gregory, C. A. Huffman, J. M. Lannon, D. Temple</i>	

RELIABILITY AND CHARACTERIZATION II

Elementary Process of Electromigration at Metal Nanojunctions in the Ballistic Regime	193
<i>K. Hirakawa, A. Umeno, K. Yoshida, S. Sakata</i>	
Cap Layer and Grain Size Effects on Electromigration Reliability in Cu/low-k Interconnects	196
<i>L. Zhang, M. Kraatz, O. Aubel, C. Hennesthal, J. Im, E. Zschech, P. S. Ho</i>	
Impact of Oxygen on Cu Surface for Highly Reliable Low-k/Cu Interconnects with CuSiN and Ti-based Barrier Metal	199
<i>Y. Hayashi, N. Matsunaga, M. Wada, S. Nakao, K. Watanabe, S. Kato, A. Sakata, A. Kajita, H. Shibata</i>	
Highly Reliable 45-nm-half-pitch Cu Interconnects Incorporating a Ti/TaN Multilayer Barrier	202
<i>M. Hamada, K. Ohmori, K. Mori, E. Kobori, N. Suzumura, R. Etou, K. Maekawa, M. Fujisawa, H. Miyatake, A. Ikeda</i>	
Author Index	