

2010 IEEE International Conference on Integrated Circuit Design and Technology

(ICICDT 2010)

**Grenoble, France
2 – 4 June 2010**



**IEEE Catalog Number: CFP10412-PRT
ISBN: 978-1-4244-5773-1**

Session A: Advanced Memories

- Invited: High-Speed Links for Memory Interface** p 16
Jae-Yoon Sim¹, Young-Sik Kim¹, Young-Soo Sohn², Joo Sun Cho²
¹ Pohang University of Science and Technology (POSTECH)
² Samsung Electronics
- Impact of Resistance Drift on Multilevel PCM Design** p 20
Yi-Hsuan Chiu¹, Yi-Bo Liao², Meng-Hsueh Chiang¹, Chia-Long Lin¹, Wei-Chou Hsu², Pei-Chia Chiang³, Yen-Ya Hsu³, Wen-Hsing Liu³, Shyh-Shyuan Sheu³, Keng-Li Su³, Ming-Jer Kao³, and Ming-Jinn Tsai³
¹ National Ilan University
² National Cheng Kung University
³ Industrial Technology Research Institute
- Dual Ferroelectric Capacitor Architecture and its Application to TAG RAM** p 24
C. Augustine, X. Fong, and K. Roy
Purdue University

Session B: I/O circuits and ESD protections

- Invited: ESD challenges in advanced CMOS System on Chips** p 29
Gernot Langguth, Christian Russ, Wolfgang Soldner, Bernhard Stein, and Harald Gossner
Infineon Technologies AG
- Invited: ESD protection for wideband RF CMOS LNAs** p 35
D. Linten¹, S. Thijs¹ and G. Groeseneken^{1,2}
¹ IMEC
² Katholieke Universiteit Leuven
- ESD Protection Design for Differential Low-Noise Amplifier With Cross-Coupled SCR** p 39
Chun-Yu Lin¹, Ming-Dou Ker^{1,2} and Yuan-Wen Hsiao¹
¹ National Chiao-Tung University
² I-Shou University
- Advanced ESD Power Clamp Design for SOI FinFET CMOS Technology** p 43
Steven Thijs¹, David Trémouilles², Dimitri Linten¹, Natarajan Mahadeva Iyer³, Alessio Griffoni¹ and Guido Groeseneken¹
¹ IMEC
² LAAS/CNRS
³ Global Foundries
- Comparison between isolated SCR & embedded dual isolated SCR power devices for ESD power clamp in C45 50A CMOS technology** p 47
P. Galy, J. Bourgeat, J. Jimenez, C. Entringer A. Dray, B. Jacquier
STMicroelectronics
- New Transient Detection Circuit for Electrical Fast Transient (EFT) Protection Design In Display Panels** p 51
Ming-Dou Ker¹, Wan-Yen Lin¹, Cheng-Cheng Yen¹, Che-Ming Yang², Tung-Yang Chen², and Shih-Fan Chen²
¹ I-Shou University
² Himax Technologies Inc.
- 450 MHz 1.0 V to 1.8 V Bidirectional Mixed-Voltage I/O Buffer Using 90-nm Process** p 55
Chua-Chin Wang, Ron-Chi Kuo, and Jen-Wei Liu
National Sun Yat-Sen University

Session C: Advanced Transistors / Materials

- Invited: Fully Depleted Silicon-On-Insulator with Back Bias and strain for Low Power and High Performance applications** p 59
F. Andrieu¹, O. Weber¹, S. Baudot², C. Fenouillet-Béranger¹, O. Rozeau¹, J. Mazurier¹, P. Perreau¹, J. Eymery² and O. Faynot¹
¹ CEA-LETI
² CEA INAC
- Invited: Fabrication and Electrical Characteristics of Self-aligned (SA) Gate-All-Around (GAA) Si nanowire MOSFETs (SNWFETs)** p 63
D.-W. Kim, K. H. Yeo, S. D. Suk, M. L., Yun Y. Yeoh, D. K. Sohn and C. Chung
Samsung Electronics

- A GPU/CUDA Implementation of the Collection-Diffusion Model to Compute** p 67
*J.L. Autran¹, S. Uznanski², S. Martinie¹, P. Roche², G. Gasio² and D. Munteanu**
¹ Aix-Marseille University and CNRS
² STMicroelectronics

Session D: SoC & Low Power

- Invited: The implementation of POWER7: A highly Parallel and Scalable Multi-Core High-End Server Processor** p 71
Dieter Wendel, Ronald Kalla, Robert Cargoni, Joachim Clabes, Joshua Friedrich, Roland French, James Kahle, Balaram Sinharoy, William Starke, Scott Taylor, Steve Weitzel, Sam Chu, Saiful Islam, Victor Zyuban
 IBM

- Invited: MAGALI, a Network-on-Chip based multi-core System-on-Chip for MIMO 4G SDR** p 74
Fabien Clermidy¹, Christian Bernard¹, Romain Lemaire¹, Jérôme Martin¹, Ivan Miro-Panades¹, Yvain Thonnart¹, Pascal Vivet¹ and Norbert Wher²
¹ CEA-LETI
² University of Kaiserslautern

- A 40nm CMOS, 1.27nJ, 330mV, 600kHz, Bose Chaudhuri Hocquenghem 252 bits frame decoder** p 78
Sylvain CLERC¹, Fady ABOUZEID^{1,2}, Vincent HEINRICH¹, Abhishek JAIN¹, Andrea Mario VEGGETTI¹, Dennis CRIPPA¹, Philippe ROCHE¹, Gilles SICARD²
¹ STMicroelectronics
² TIMA Laboratory

- Voltage Scaling and Body Biasing Methodology for High Performance Hardwired LDPC** p 82
Nabila MOUBDI^{1,2}, Philippe Maurine², Robin Wilson¹, Nadine Azemard², Sylvain Engels¹, Luis Rolindez¹, Vincent Heinrich¹
¹ STMicroelectronics
² LIRMM

Session E: Reliability/Plasma Induced Damage

- Invited: Pre-existing and process induced defects in high-k gate dielectrics. Direct observation with EBIC and impact on 1/f noise** p 86
Motoyuki Sato, Jun Chen, Takashi Sekiguchi, Toyohiro Chikyow, Jiro Yugami, Kazuto Ikeda, and Yuzuru Ohji
 Toshiba

- Invited: Reliability Concerns in High-K/Metal Gate Technologies** p 90
X. Garros¹, M. Cassé¹, G. Reibold¹, F. Martin¹, L. Brunel¹, F. Andrieu¹ and F. Boulanger¹
¹ CEA-LETI
² STMicroelectronics

- Modeling the Effects of Plasma-Induced Physical Damage on Subthreshold Leakage Current in Scaled MOSFETs** p 94
Koji Eriguchi, Masayuki Kamei, Yoshinori Takao, and Kouichi Ono
 Kyoto University

- Design Solutions for Preventing Process Induced ESD Damage during Manufacturing of Interconnects** p 98
J. Ackaert, B. Greenwood
 On Semiconductor

- Power-Switch Gate-Oxide Breakdown Tolerance Techniques for Power-Gated SRAM** p 102
Hao-I Yang, Ching-Te Chuang, and Wei Hwang
 National Chiao-Tung University

Session F: 3D integration

- Invited: 3D Integration: Advantages, Enabling Technologies & Applications** p 106
Mariam SADAKA¹, Ionut RADU¹ and Lea DI CIOCCIO²
¹ SOITEC
² CEA-LETI

Invited: Direct bonding for wafer level 3D integration p 110
Léa Di Cioccio¹, Ionut Radu², Pierric Gueguen¹ and Mariam Sadaka²
¹ CEA-LETI
² SOITEC

Through-Silicon-Via Stress 3D Modeling and Design p 114
Thuy Dao and Vance Adams
Freescale Semiconductor

Progress and Challenges of Tungsten-Filled Through Silicon Via p 118
D.H. Triyoso, T. B. Dao, T. Kropewnicki, F. Martinez, R. Noble, and M. Hamilton
Freescale Semiconductor

Session G: CAD

Invited: CAD for Double Patterning Lithography p 122
David Z. Pan¹, Jae-Seok Yang¹, Kun Yuan¹, and Minsik Cho²
¹ University of Texas at Austin
² IBM T. J. Watson Research Center

Fast Monte Carlo Method via Reduced Sample Number and Node Filtering p 126
Inhak Han, Lee-eun Yu, and Youngsoo Shin
KAIST

Computing Delay Correlations in SSTA p 130
Zeqin WU¹, Philippe MAURINE¹, Nadine AZEMARD¹, Gilles DUCHARME²
¹ LIRMM
² University of Montpellier II

A Top-Down Approach for Substrate Noise Assessment Flow in Mixed-Signal and SOC Designs p 134
Hazem Hegazy¹, Emad Hegazi², Nabil Sabry³, and Hani Ragaie²
¹ Mentor Graphics
² Ain Shams University
³ French University in Egypt

Overlay-Aware Interconnect Yield Modeling in Double Patterning Lithography p 138
Minoo Mirsaeeedi and Mohab Anis
University of Waterloo

Session H: DFM/DFT/DFR/DFY

Invited: A High Resolution On-Chip Beat Frequency Detection System for Measuring BTI, HCI, and TDDB p 142
John Keane^{1,2}, Xiaofei Wang¹, Devin Persaud¹, Chris H. Kim¹
¹ University of Minnesota
² Intel Corporation

Invited: Narrowing the Margins with Elastic Clocks p 146
Jordi Cortadella¹, Luciano Lavagnoy², Djavad Amiriz³, Jonàs Casanova¹, Carlos Maciánz³, Ferran Martorellz³, Juan A. Moyaz³, Luca Necchiz³, Danil Sokolovx⁴ and Emre Tuncerz³
¹ Universitat Politècnica de Catalunya
² Politecnico di Torino
³ Elastix Corporation
⁴ University of Newcastle

Design Approach to Improve Thermo-Mechanical Reliability for High-Integrated Passive Circuits p 151
M. Nongaillard^{1,2}, B. Allard² and S. Jacqueline¹
¹ IPDIA
² Université de Lyon

Design of Charge Pump Circuit in Low-Voltage CMOS Process with Suppressed Return-Back Leakage Current p 155
Yi-Hsin Weng¹, Hui-Wen Tsai¹ and Ming-Dou Ker^{1,2}
¹ National Chiao-Tung University
² I-Shou University

Session I: High Power/ High Voltage

- Invited: Energy Efficient Power MOSFETs** p 159
Marnix Tack
On semiconductors
- A High-Efficiency DC-DC Buck Converter for Sub-3xVDD Power Supply** p 164
Gang-Neng Sung¹, Ching-Lin Wang¹, Ping-Chang Ju² and Chua-Chin Wang¹
¹ National Sun Yat-Sen University
² Automotive Research & Test Center (ARTC)
- Smart Power IC simulation of substrate coupled current due to majority and minority carriers transports** p 168
Fabrizio Lo Conte, Jean-Michel Sallese and Maher Kayal
Ecole Polytechnique Fédérale de Lausanne (EPFL)

Session J: Low Power

- Invited: Emerging screen technologies impact on Application Engine IC power** p 172
Philippe Gentric, Indiani Lorenzo
Texas Instruments
- Invited: Low Power Technology/Circuit co-Development for Advanced Mobile Devices** p 174
Geoffrey Yeap
Qualcomm
- Improving Efficiency of Power-Gated Circuits through Concurrent Optimization of Power Switch Size and Forward Body Biasing** p 178
Ashoka Sathanur, Maryam Ashouei and Jos Huisken
IMEC
- A Robust Latch-Type Sense Amplifier Using Adaptive Latch Resistance** p 182
Taejoong Song¹, Sang Min Lee¹, Jaehyoun Choi¹, Stephen Kim¹, Gyuhong Kim², Kyutae Lim¹ and Joy Laskar¹
¹ Georgia Institute of Technology
² Samsung Electronics
- Power Switch Optimization and Sizing in 65nm PD-SOI Considering Supply Voltage Noise** p 186
Julien Le Coz¹, Alexandre Valentian², Philippe Flatresse¹ and Marc Belleville²
¹ STMicroelectronics
² CEA-LETI

Session K: Emerging Technologies

- Invited: Tunnelling based Devices and Circuits** p 190
L.-E. Wernersson, M. Egard, M. Årlelid, and E. Lind
Lund University
- Invited: Progress on Single Electron Transistors** p 194
Xavier Jehl, Marc Sanquer
CEA INAC
- Multi Walled Carbon NanoTube Impedance** p 198
Iman Madadi, Hossein Aghababa, and Behjat Forouzandeh
University of Tehran

Session L: Soft Error Rate

- Invited: Novel SER Standards: Backgrounds and Methodologies** p 203
Eishi Ibe, Ken-ichi Shimbo, Tadanobu Toba, Yoshio Taniguchi and Hitoshi Taniguchi
Hitachi, Ltd.
- Invited: Design techniques for soft-error mitigation** p 208
Michael Nicolaidis
TIMA Laboratory
- Invited: Reflections on a SER-Aware Design Flow** p 215
Dan Alexandrescu
iRoC Technologies

Alpha-Emitter Induced Soft-Errors in CMOS 130nm SRAM: Real-Time Underground Experiment and Monte-Carlo Simulation p 220

S. Martinie¹, S. Uznanski², J.L. Autran¹, P. Roche², G. Gasio², D. Munteanu¹, S. Sauze¹, P. Loaiza³, G. Warot³ and M. Zampaolo³

¹ Aix-Marseille University and CNRS

² STMicroelectronics

³ Laboratoire Souterrain de Modane

Cost Effective Soft Error Mitigation for Parallel Adders by Exploiting Inherent Redundancy p 224

Yan Sun, Minxuan Zhang, Shaoqing Li, and Yali Zhao

National University of Defense Technology

Session M: RF, Analog & Mixed Signal

Invited: A 60GHz Receiver with 13GHz Bandwidth for Gbit/s Wireless Links in 65nm CMOS p 228

Federico Vecchi^{1,2}, Stefano Bozzola¹, Massimo Pozzoni³, Davide Guermandi⁴, Enrico Temporiti³, Matteo Repossi³, Ugo Decanis¹, Andrea Mazzanti¹ and Francesco Svelto¹

¹ Università degli Studi di Pavia

² Istituto Universitario Studi Superiori di Pavia

³ STMicroelectronics

⁴ STMicroelectronics, now with Broadcom

Invited: Dynamic Biasing Techniques for RF Power Amplifier Linearity and Efficiency Improvement p 232

Nathalie Deltimple¹, L. Leyssenne¹, E. Kerhervé¹, Y. Deval¹ and D. Belof²

¹ IMS, ² STMicroelectronics

A 6mW, 115GHz CMOS Injection-Locked Frequency Doubler with Differential Output p 236

Enrico Monaco¹, Massimo Pozzoni², Francesco Svelto³, Andrea Mazzanti³

¹ Università degli Studi di Modena e Reggio E. and

Istituto Universitario Studi Superiori di Pavia

² ST Microelectronics

³ Università degli Studi di Pavia

A low power 5 MS/s 14 bit switched capacitors Digital to Analog Converter p 240

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

Laboratoire de Physique Subatomique et de Cosmologie, IN2P3

A New Method for Performance Control of a Differential Active Inductor for Low Power 2.4GHz applications p 244

François Belmas¹, Frédéric Hameau¹ and Jean-Michel Fournier²

¹ CEA-LETI

² IMEP-LHAC

Improvement of Integrated Dipole Antenna Performance Using Diamond for Intra-chip Wireless Interconnection p 248

Xiaowei He, Jinwen Li, Minxuan Zhang, and Shubo Qi

National University of Defense Technology

Simplified Parameter Extraction Method for Modeling On-Chip Spiral Inductors p 252

Eng Leong Tan¹ and Wee Jin Koh^{1,2}

¹ Nanyang Technological University

² DSO National Laboratories