

# **2010 IEEE International Conference on Integrated Circuit Design and Technology**

  

## **(ICICDT 2010)**

**Grenoble, France**  
**2 – 4 June 2010**



IEEE Catalog Number: CFP10412-PRT  
ISBN: 978-1-4244-5773-1

## Session A: Advanced Memories

**Invited: High-Speed Links for Memory Interface** p 16

Jae-Yoon Sim<sup>1</sup>, Young-Sik Kim<sup>1</sup>, Young-Soo Sohn<sup>2</sup>, Joo Sun Choi<sup>2</sup>

<sup>1</sup> Pohang University of Science and Technology (POSTECH)

<sup>2</sup> Samsung Electronics

**Impact of Resistance Drift on Multilevel PCM Design** p 20

Yi-Hsuan Chiu<sup>1</sup>, Yi-Bo Liao<sup>2</sup>, Meng-Hsueh Chiang<sup>1</sup>, Chia-Long Lin<sup>1</sup>, Wei-Chou Hsu<sup>2</sup>, Pei-Chia Chiang<sup>3</sup>, Yen-Ya

Hsu<sup>3</sup>, Wen-Hsing Liu<sup>3</sup>, Shyh-Shyuan Sheu<sup>3</sup>, Keng-Li Su<sup>3</sup>, Ming-Jer Kao<sup>3</sup>, and Ming-Jinn Tsai<sup>3</sup>

<sup>1</sup> National Ilan University

<sup>2</sup> National Cheng Kung University

<sup>3</sup> Industrial Technology Research Institute

**Dual Ferroelectric Capacitor Architecture and its Application to TAG RAM** p 24

C. Augustine, X. Fong, and K. Roy

Purdue University

## Session B: I/O circuits and ESD protections

**Invited: ESD challenges in advanced CMOS System on Chips** p 29

Gernot Langguth, Christian Russ, Wolfgang Soldner, Bernhard Stein, and Harald Gossner  
Infineon Technologies AG

**Invited: ESD protection for wideband RF CMOS LNAs** p 35

D. Linten<sup>1</sup>, S. Thijs<sup>1</sup> and G. Groeseneken<sup>1,2</sup>

<sup>1</sup> IMEC

<sup>2</sup> Katholieke Universiteit Leuven

**ESD Protection Design for Differential Low-Noise Amplifier With Cross-Coupled SCR** p 39

Chun-Yu Lin<sup>1</sup>, Ming-Dou Ker<sup>1,2</sup> and Yuan-Wen Hsiao<sup>1</sup>

<sup>1</sup> National Chiao-Tung University

<sup>2</sup> I-Shou University

**Advanced ESD Power Clamp Design for SOI FinFET CMOS Technology** p 43

Steven Thijs<sup>1</sup>, David Trémouilles<sup>2</sup>, Dimitri Linten<sup>1</sup>, Natarajan Mahadeva Iyer<sup>3</sup>, Alessio Griffoni<sup>1</sup> and Guido Groeseneken<sup>1</sup>

<sup>1</sup> IMEC

<sup>2</sup> LAAS/CNRS

<sup>3</sup> Global Foundries

**Comparison between isolated SCR & embedded dual isolated SCR power devices for ESD power clamp in C45 50A CMOS technology** p 47

P. Galy, J. Bourgeat, J. Jimenez, C. Entringer A. Dray, B. Jacquier  
STMicroelectronics

**New Transient Detection Circuit for Electrical Fast Transient (EFT) Protection Design In Display Panels** p 51

Ming-Dou Ker<sup>1</sup>, Wan-Yen Lin<sup>1</sup>, Cheng-Cheng Yen<sup>1</sup>, Che-Ming Yang<sup>2</sup>, Tung-Yang Chen<sup>2</sup>, and Shih-Fan Chen<sup>2</sup>

<sup>1</sup> I-Shou University

<sup>2</sup> Himax Technologies Inc.

**450 MHz 1.0 V to 1.8 V Bidirectional Mixed-Voltage I/O Buffer Using 90-nm Process** p 55

Chua-Chin Wang, Ron-Chi Kuo, and Jen-Wei Liu

National Sun Yat-Sen University

## Session C: Advanced Transistors / Materials

**Invited: Fully Depleted Silicon-On-Insulator with Back Bias and strain for Low Power and High Performance applications** p 59

F. Andrieu<sup>1</sup>, O. Weber<sup>1</sup>, S. Baudot<sup>2</sup>, C. Fenouillet-Béranger<sup>1</sup>, O. Rozeau<sup>1</sup>, J. Mazurier<sup>1</sup>, P. Perreau<sup>1</sup>, J. Eymer<sup>2</sup> and O. Faynot<sup>1</sup>

<sup>1</sup> CEA-LETI

<sup>2</sup> CEA INAC

**Invited: Fabrication and Electrical Characteristics of Self-aligned (SA) Gate-All-Around (GAA) Si nanowire MOSFETs (SNWFETs)** p 63

D.-W. Kim, K. H. Yeo, S. D. Suk, M. L., Yun Y. Yeoh,

D. K. Sohn and C. Chung

Samsung Electronics

<b>A GPU/CUDA Implementation of the Collection-Diffusion Model to Compute</b>	<b>p 67</b>
<i>J.L. Autran<sup>1</sup>, S. Uznanski<sup>2</sup>, S. Martin<sup>1</sup>, P. Roche<sup>2</sup>, G. Gasior<sup>2</sup> and D. Munteanu*</i>	
<sup>1</sup> Aix-Marseille University and CNRS	
<sup>2</sup> STMicroelectronics	

### Session D: SoC & Low Power

<b>Invited: The implementation of POWER7: A highly Parallel and Scalable Multi-Core High-End Server Processor</b>	<b>p 71</b>
<i>Dieter Wendel, Ronald Kalla, Robert Cargoni, Joachim Clabes, Joshua Friedrich, Roland French, James Kahle, Balaram Sinharoy, William Starke, Scott Taylor, Steve Weitzel, Sam Chu, Saiful Islam, Victor Zyuban IBM</i>	

<b>Invited: MAGALI, a Network-on-Chip based multi-core System-on-Chip for MIMO 4G SDR</b>	<b>p 74</b>
<i>Fabien Clermidy<sup>1</sup>, Christian Bernard<sup>1</sup>, Romain Lemaire<sup>1</sup>, Jérôme Martin<sup>1</sup>, Ivan Miro-Panades<sup>1</sup>, Yvain Thonnart<sup>1</sup>, Pascal Vivet<sup>1</sup> and Norbert When<sup>2</sup></i>	
<sup>1</sup> CEA-LETI	
<sup>2</sup> University of Kaiserslautern	

<b>A 40nm CMOS, 1.27nJ, 330mV, 600kHz, Bose Chaudhuri Hocquenghem 252 bits frame decoder</b>	<b>p 78</b>
<i>Sylvain CLERC<sup>1</sup>, Fady ABOUZEID<sup>1,2</sup>, Vincent HEINRICH<sup>1</sup>, Abhishek JAIN<sup>1</sup>, Andrea Mario VEGGETTI<sup>1</sup>, Dennis CRIPPA<sup>1</sup>, Philippe ROCHE<sup>1</sup>, Gilles SICARD<sup>2</sup></i>	
<sup>1</sup> STMicroelectronics	
<sup>2</sup> TIMA Laboratory	

<b>Voltage Scaling and Body Biasing Methodology for High Performance Hardwired LDPC</b>	<b>p 82</b>
<i>Nabila MOUBDI<sup>1,2</sup>, Philippe Maurine<sup>2</sup>, Robin Wilson<sup>1</sup>, Nadine Azemard<sup>2</sup>, Sylvain Engels<sup>1</sup>, Luis Rolindez<sup>1</sup>, Vincent Heinrich<sup>1</sup></i>	
<sup>1</sup> STMicroelectronics	
<sup>2</sup> LIRMM	

### Session E: Reliability/Plasma Induced Damage

<b>Invited: Pre-existing and process induced defects in high-k gate dielectrics. Direct observation with EBIC and impact on 1/f noise</b>	<b>p 86</b>
<i>Motoyuki Sato, Jun Chen, Takashi Sekiguchi, Toyohiro Chikyow, Jiro Yugami, Kazuto Ikeda, and Yuzuru Ohji Toshiba</i>	

<b>Invited: Reliability Concerns in High-K/Metal Gate Technologies</b>	<b>p 90</b>
<i>X. Garros<sup>1</sup>, M. Cassé<sup>1</sup>, G. Reimbold<sup>1</sup>, F. Martin<sup>1</sup>, L. Brunet<sup>2</sup>, F. Andrieu<sup>1</sup> and F. Boulanger<sup>1</sup></i>	
<sup>1</sup> CEA-LETI	
<sup>2</sup> STMicroelectronics	

<b>Modeling the Effects of Plasma-Induced Physical Damage on Subthreshold Leakage Current in Scaled MOSFETs</b>	<b>p 94</b>
<i>Koji Eriguchi, Masayuki Kamei, Yoshinori Takao, and Kouichi Ono Kyoto University</i>	

<b>Design Solutions for Preventing Process Induced ESD Damage during Manufacturing of Interconnects</b>	<b>p 98</b>
<i>J. Ackaert, B. Greenwood On Semiconductor</i>	

<b>Power-Switch Gate-Oxide Breakdown Tolerance Techniques for Power-Gated SRAM</b>	<b>p 102</b>
<i>Hao-I Yang, Ching-Te Chuang, and Wei Hwang National Chiao-Tung University</i>	

### Session F: 3D integration

<b>Invited: 3D Integration: Advantages, Enabling Technologies &amp; Applications</b>	<b>p 106</b>
<i>Mariam SADAKA<sup>1</sup>, Ionut RADU<sup>1</sup> and Lea DI CIOCCIO<sup>2</sup></i>	
<sup>1</sup> SOITEC	
<sup>2</sup> CEA-LETI	

<b>Invited: Direct bonding for wafer level 3D integration</b> <i>Léa Di Cioccio<sup>1</sup>, Ionut Radu<sup>2</sup>, Pierrick Gueguen<sup>1</sup> and Mariam Sadaka<sup>2</sup></i>	<b>p 110</b>
<sup>1</sup> CEA-LETI <sup>2</sup> SOITEC	
<b>Through-Silicon-Via Stress 3D Modeling and Design</b> <i>Thuy Dao and Vance Adams</i> Freescale Semiconductor	<b>p 114</b>
<b>Progress and Challenges of Tungsten-Filled Through Silicon Via</b> <i>D.H. Triyoso, T. B. Dao, T. Kropewnicki, F. Martinez, R. Noble, and M. Hamilton</i> Freescale Semiconductor	<b>p 118</b>
<b>Session G: CAD</b>	
<b>Invited: CAD for Double Patterning Lithography</b> <i>David Z. Pan<sup>1</sup>, Jae-Seok Yang<sup>1</sup>, Kun Yuan<sup>1</sup>, and Minsik Cho<sup>2</sup></i>	<b>p 122</b>
<sup>1</sup> University of Texas at Austin <sup>2</sup> IBM T. J. Watson Research Center	
<b>Fast Monte Carlo Method via Reduced Sample Number and Node Filtering</b> <i>Inhak Han, Lee-eun Yu, and Youngsoo Shin</i> KAIST	<b>p 126</b>
<b>Computing Delay Correlations in SSTA</b> <i>Zeqin Wu<sup>1</sup>, Philippe MAURINE<sup>1</sup>, Nadine AZEMARD<sup>1</sup>, Gilles DUCHARME<sup>2</sup></i>	<b>p 130</b>
<sup>1</sup> LIRMM <sup>2</sup> University of Montpellier II	
<b>A Top-Down Approach for Substrate Noise Assessment Flow in Mixed-Signal and SOC Designs</b> <i>Hazem Hegazy<sup>1</sup>, Emad Hegazy<sup>2</sup>, Nabil Sabry<sup>3</sup>, and Hani Ragaei<sup>2</sup></i>	<b>p 134</b>
<sup>1</sup> Mentor Graphics <sup>2</sup> Ain Shams University <sup>3</sup> French University in Egypt	
<b>Overlay-Aware Interconnect Yield Modeling in Double Patterning Lithography</b> <i>Minoo Mirsaeedi and Mohab Anis</i> University of Waterloo	<b>p 138</b>
<b>Session H: DFM/DFT/DFR/DFY</b>	
<b>Invited: A High Resolution On-Chip Beat Frequency Detection System for Measuring BTI, HCI, and TDDB</b> <i>John Keane<sup>1,2</sup>, Xiaofei Wang<sup>1</sup>, Devin Persaud<sup>1</sup>, Chris H. Kim<sup>1</sup></i>	<b>p 142</b>
<sup>1</sup> University of Minnesota <sup>2</sup> Intel Corporation	
<b>Invited: Narrowing the Margins with Elastic Clocks</b> <i>Jordi Cortadella<sup>1</sup>, Luciano Lavagnoy<sup>2</sup>, Djavad Amiriz<sup>3</sup>, Jonàs Casanova<sup>1</sup>, Carlos Macián<sup>3</sup>, Ferran Martorell<sup>3</sup>, Juan A. Moyaz<sup>3</sup>, Luca Necchiai<sup>3</sup>, Danil Sokolov<sup>4</sup> and Emre Tuncerz<sup>3</sup></i>	<b>p 146</b>
<sup>1</sup> Universitat Politècnica de Catalunya <sup>2</sup> Politecnico di Torino <sup>3</sup> Elastix Corporation <sup>4</sup> University of Newcastle	
<b>Design Approach to Improve Thermo-Mechanical Reliability for High-Integrated Passive Circuits</b> <i>M. Nongaillard<sup>1,2</sup>, B. Allard<sup>2</sup> and S. Jacqueline<sup>1</sup></i>	<b>p 151</b>
<sup>1</sup> IPDIA <sup>2</sup> Université de Lyon	
<b>Design of Charge Pump Circuit in Low-Voltage CMOS Process with Suppressed Return-Back Leakage Current</b> <i>Yi-Hsin Weng<sup>1</sup>, Hui-Wen Tsai<sup>1</sup> and Ming-Dou Ker<sup>1,2</sup></i>	<b>p 155</b>
<sup>1</sup> National Chiao-Tung University <sup>2</sup> I-Shou University	

## Session I: High Power/ High Voltage

<b>Invited: Energy Efficient Power MOSFETs</b> <i>Marnix Tack</i> On semiconductors	p 159
<b>A High-Efficiency DC-DC Buck Converter for Sub-3xVDD Power Supply</b> <i>Gang-Neng Sung<sup>1</sup>, Ching-Lin Wang<sup>1</sup>, Ping-Chang Ju<sup>2</sup> and Chua-Chin Wang<sup>1</sup></i> <sup>1</sup> National Sun Yat-Sen University <sup>2</sup> Automotive Research & Test Center (ARTC)	p 164
<b>Smart Power IC simulation of substrate coupled current due to majority and minority carriers transports</b> <i>Fabrizio Lo Conte, Jean-Michel Sallese and Maher Kayal</i> Ecole Polytechnique Fédérale de Lausanne (EPFL)	p 168

## Session J: Low Power

<b>Invited: Emerging screen technologies impact on Application Engine IC power</b> <i>Philippe Gentic, Indiani Lorenzo</i> Texas Instruments	p 172
<b>Invited: Low Power Technology/Circuit co-Development for Advanced Mobile Devices</b> p 174 <i>Geoffrey Yeap</i> Qualcomm	
<b>Improving Efficiency of Power-Gated Circuits through Concurrent Optimization of Power Switch Size and Forward Body Biasing</b> <i>Ashoka Sathanur, Maryam Ashouei and Jos Huisken</i> IMEC	p 178
<b>A Robust Latch-Type Sense Amplifier Using Adaptive Latch Resistance</b> <i>Taejoong Song<sup>1</sup>, Sang Min Lee<sup>1</sup>, Jaehyouk Choi<sup>1</sup>, Stephen Kim<sup>1</sup>, Gyuhong Kim<sup>2</sup>, Kyutae Lim<sup>1</sup> and Joy Laskar<sup>1</sup></i> <sup>1</sup> Georgia Institute of Technology <sup>2</sup> Samsung Electronics	p 182
<b>Power Switch Optimization and Sizing in 65nm PD-SOI Considering Supply Voltage Noise</b> <i>Julien Le Coz<sup>1</sup>, Alexandre Valentian<sup>2</sup>, Philippe Flatresse<sup>1</sup> and Marc Belleville<sup>2</sup></i> <sup>1</sup> STMicroelectronics <sup>2</sup> CEA-LETI	p 186

## Session K: Emerging Technologies

<b>Invited: Tunnelling based Devices and Circuits</b> <i>L.-E. Wernersson, M. Egard, M. Årlélid, and E. Lind</i> Lund University	p 190
<b>Invited: Progress on Single Electron Transistors</b> <i>Xavier Jehl, Marc Sanquer</i> CEA INAC	p 194
<b>Multi Walled Carbon NanoTube Impedance</b> <i>Iman Madadi, Hossein Aghababa, and Behjat Forouzandeh</i> University of Tehran	p 198

## Session L: Soft Error Rate

<b>Invited: Novel SER Standards: Backgrounds and Methodologies</b> <i>Eishi Ibe, Ken-ichi Shimbo, Tadanobu Toba, Yoshio Tanuguchi and Hitoshi Taniguchi</i> Hitachi, Ltd.	p 203
<b>Invited: Design techniques for soft-error mitigation</b> <i>Michael Nicolaïdis</i> TIMA Laboratory	p 208
<b>Invited: Reflections on a SER-Aware Design Flow</b> <i>Dan Alexandrescu</i> iRoC Technologies	p 215

**Alpha-Emitter Induced Soft-Errors in CMOS 130nm SRAM: Real-Time Underground Experiment and Monte-Carlo Simulation** p 220  
S. Martinie<sup>1</sup>, S. Uznanski<sup>2</sup>, J.L. Autran<sup>1</sup>, P. Roche<sup>2</sup>, G. Gasior<sup>2</sup>, D. Munteanu<sup>1</sup>, S. Sauze<sup>1</sup>, P. Loaiza<sup>3</sup>, G. Warot<sup>3</sup> and M. Zampaolo<sup>3</sup>  
<sup>1</sup> Aix-Marseille University and CNRS  
<sup>2</sup> STMicroelectronics  
<sup>3</sup> Laboratoire Souterrain de Modane

**Cost Effective Soft Error Mitigation for Parallel Adders by Exploiting Inherent Redundancy** p 224  
Yan Sun, Minxuan Zhang, Shaoqing Li, and Yali Zhao  
National University of Defense Technology

### Session M: RF, Analog & Mixed Signal

**Invited: A 60GHz Receiver with 13GHz Bandwidth for Gbit/s Wireless Links in 65nm CMOS** p 228  
Federico Vecchi<sup>1,2</sup>, Stefano Bozzola<sup>1</sup>, Massimo Pozzoni<sup>3</sup>, Davide Guermandi<sup>4</sup>, Enrico Temporiti<sup>3</sup>, Matteo Repossi<sup>3</sup>, Ugo Decanis<sup>1</sup>, Andrea Mazzanti<sup>1</sup> and Francesco Svelto<sup>1</sup>  
<sup>1</sup> Università degli Studi di Pavia  
<sup>2</sup> Istituto Universitario Studi Superiori di Pavia  
<sup>3</sup> STMicroelectronics  
<sup>4</sup> STMicroelectronics, now with Broadcom

**Invited: Dynamic Biasing Techniques for RF Power Amplifier Linearity and Efficiency Improvement** p 232  
Nathalie Deltimple<sup>1</sup>, L. Leyssenne<sup>1</sup>, E. Kerhervé<sup>1</sup>, Y. Deval<sup>1</sup> and D. Belot<sup>2</sup>  
<sup>1</sup> IMS, <sup>2</sup> STMicroelectronics

**A 6mW, 115GHz CMOS Injection-Locked Frequency Doubler with Differential Output** p 236  
Enrico Monaco<sup>1</sup>, Massimo Pozzoni<sup>2</sup>, Francesco Svelto<sup>3</sup>, Andrea Mazzanti<sup>3</sup>  
<sup>1</sup> Università degli Studi di Modena e Reggio E. and Istituto Universitario Studi Superiori di Pavia  
<sup>2</sup> ST Microelectronics  
<sup>3</sup> Università degli Studi di Pavia

**A low power 5 MS/s 14 bit switched capacitors Digital to Analog Converter** p 240  
L. Gallin-Martel, D. Dzahini, F. Rabbi, O. Rossetto  
Laboratoire de Physique Subatomique et de Cosmologie, IN2P3

**A New Method for Performance Control of a Differential Active Inductor for Low Power 2.4GHz applications** p 244  
François Belmas<sup>1</sup>, Frédéric Hameau<sup>1</sup> and Jean-Michel Fournier<sup>2</sup>  
<sup>1</sup> CEA-LETI  
<sup>2</sup> IMEP-LHAC

**Improvement of Integrated Dipole Antenna Performance Using Diamond for Intra-chip Wireless Interconnection** p 248  
Xiaowei He, Jinwen Li, Minxuan Zhang, and Shubo Qi  
National University of Defense Technology

**Simplified Parameter Extraction Method for Modeling On-Chip Spiral Inductors** p 252  
Eng Leong Tan<sup>1</sup> and Wee Jin Koh<sup>1,2</sup>  
<sup>1</sup> Nanyang Technological University  
<sup>2</sup> DSO National Laboratories