

2010 IEEE 8th Symposium on Application Specific Processors

(SASP 2010)

**Anaheim, California, USA
13 – 14 June 2010**



**IEEE Catalog Number: CFP10SPP-PRT
ISBN: 978-1-4244-7953-5**

TABLE OF CONTENTS

SESSION 1: APPLICATION-SPECIFIC ACCELERATION

Next-generation Consumer Audio Application Specific Embedded Processor	1
<i>J. Kong, P. Liu, X. Chen, J. Wang, X. Pan, Ju. Wang, H. Xiao, Z. Wei, R. Ying</i>	
CMA: Chip Multi-accelerator	8
<i>D. Auras, S. Girbal, H. Berry, O. Temam, S. Yehia</i>	
Processor Accelerator for AES	16
<i>R. B. Lee, Y. Y. Chen</i>	
A Hardware Pipeline for Accelerating Ray Traversal Algorithms on Streaming Processors	22
<i>M. Steffen, J. Zambreno</i>	

SESSION 2: APPLICATIONS

Ultra Low Energy Domain Specific Instruction-set Processor for On-line Surveillance	30
<i>D. Novo, A. Kritikakou, P. Raghavan, L. Van-Der-Perre, J. Huisken, F. Catthoor</i>	
Customized Architectures for Faster Route Finding in GPS-based Navigation Systems	36
<i>J. Loew, D. Ponomarev, P. H. Madden</i>	
A Processing Engine for GPS Correlation	44
<i>A. O. El-Rayis, T. Arslan, A. T. Erdogan</i>	
A Coarse Grain Reconfigurable Architecture for Sequence Alignment Problems in Bio-informatics	50
<i>P. Liu, A. Hemani</i>	

SESSION 3: HARDWARE CUSTOMIZATION AND GPU ACCELERATION

An RTOS in Hardware for Energy Efficient Software-based TCP/IP Processing	58
<i>N. Maruyama, T. Ishihara, H. Yasuura</i>	
FPGA and GPU Implementation of Large Scale SpMV	64
<i>Y. Shan, T. Wu, Y. Wang, B. Wang, Z. Wang, N. Xu, H. Yang</i>	
Accelerating DNA Analysis Applications on GPU Clusters	71
<i>A. Tumeo, O. Villa</i>	
Efficient Template Matching with Variable Size Templates in CUDA	77
<i>N. Moore, M. Leeser, L. S. King</i>	

SESSION 4: ARCHITECTURE AND MICROARCHITECTURE

I-cache Configurability for Temperature Reduction Through Replicated Cache Partitioning	81
<i>M. Paul, P. Petrov</i>	
A Novel Configuration Circuit Architecture to Speedup Reconfiguration and Relocation for Partially Reconfigurable Devices	87
<i>T. Marconi, J. Y. Hur, K. Bertels, G. Gaydadjiev</i>	
A Dynamically Reconfigurable Asynchronous Processor	93
<i>K. A. Fawaz, T. Arslan, S. Khawam, M. Muir, I. Nousian, I. Lindsay, A. Erdogan</i>	
Design of a Custom VEE Core in a Chip Multiprocessor	97
<i>D. Upton, K. Hazelwood</i>	

SESSION 5: DESIGN TOOLS AND METHODS

Minimizing Write Activities to Non-volatile Memory via Scheduling and Recomputation	101
<i>J. Hu, C. J. Xue, W. C. Tseng, Q. Zhuge, E. H. M. Sha</i>	
Early Performance-cost Estimation of Application-specific Data Path Pipelining	107
<i>J. Trajkovic, D. D. Gajski</i>	
Efficient Design and Generation of a Multi-facet Arbiter	111
<i>J. M. Jou, Y. L. Lee, S. S. Wu</i>	
Reconfigurable Custom Functional Unit Generation and Exploitation in Multiple-issue Processors	115
<i>H. S. Wang, I. W. Wu, J. J. J. Shann, C. P. Chung</i>	
Author Index	