2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip

(NOCS 2010)

Grenoble, France
3-6 May 2010

IEEE Catalog Number: CFP10NOC-PRT
ISBN: 978-1-4244-7085-3

The Fourth ACM/IEEE International Symposium on Networks-on-Chip

NOCS 2010

Table of Contents

Message from the Chairs ix

Organizing Committee xi

Program Committee xii

Steering Committee xiii

Additional Reviewers xiv

NOCS 2010 Sponsors xv

Keynote Abstracts

Low-Power Bioelectronics for Massively Parallel Neuromonitoring 3
Mohamad Sawan

Photonic Chip-Scale Interconnection Networks for Performance-Energy Optimized Computing 4
Keren Bergman

Semiconductor Industry: Perspective, Evolution and Challenges 5
Alessandro Cremonesi

N1: Flow Control and Routing

Evaluating Bufferless Flow Control for On-chip Networks 9
George Michelogiannakis, Daniel Sanchez, William J. Dally, and Christos Kozyrakis

Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks 17
Andreas Lankes, Thomas Wild, Andreas Herkersdorf, Soeren Sonntag, and Helmut Reinig

Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing 25
S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato

NA2: GALS-Based NoC Design

Improving the Performance of GALS-Based NoCs in the Presence of Process Variation 35
C. Hernández, A. Roca, F. Silla, J. Flich, and J. Duato
A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors 43
Michael N. Horak, Steven M. Nowick, Matthew Carlberg, and Uzi Vishkin
Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs 51
Tushar N. K. Jain, Paul V. Gratz, Alex Sprintson, and Gwan Choi

N3: Router Design

Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs 61
Hiroki Matsutani, Michihiro Koibuchi, Daisuke Ikebuchi, Kimiyoshi Usami, Hiroshi Nakamura, and Hideharu Amano
Design of a High-Throughput Distributed Shared-Buffer NoC Router 69
Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin, and Li-Shiuan Peh
Fault-Tolerant Flow Control in On-chip Networks 79
Young Hoon Kang, Taek-Jun Kwon, and Jeffrey Draper
A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area 87
Giorgos Passas, Manolis Katevenis, and Dionisis Pnevmatikatos

N4: Energy and Memory Efficiency

A Low-Latency and Memory-Efficient On-chip Network 99
Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen
Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design 107
David Wolpert, Bo Fu, and Paul Ampadu
Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs 115
Daniel Gebhardt, Junbok You, and Kenneth S. Stevens

N6: Application-Driven Optimization

Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing 125
Nikita Nikitin, Satrajit Chatterjee, Jordi Cortadella, Mike Kishinevsky, and Umit Ogras
Network-on-Chip Architectures for Neural Networks 135
Dmitri Vainbrand and Ran Ginosar

Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip 145
Qiaoyan Yu and Paul Ampadu
Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks 155
Jonas Diemer and Rolf Ernst

N7: Topology and Architectures

Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip 165
F. Gilabert, M. E. Gómez, S. Medardoni, and D. Bertozzi
Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs 173
Chia-Hsin Owen Chen, Niket Agarwal, Tushar Krishna, Kyung-Hoae Koo, Li-Shiuan Peh, and Krishna C. Saraswat
Design of High-Radix Clos Network-on-Chip 181
Yu-Hsiang Kao, Najla Alfaraj, Ming Yang, and H. Jonathan Chao
Hierarchical Network-on-Chip for Embedded Many-Core Architectures 189
Alexandre Guerre, Nicolas Ventroux, Raphaël David, and Alain Merigot

NA8: Emerging Technologies

A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs 199
Ruizhe Wu, Yi Wang, and Dan Zhao
Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores 207
Randy Wayne Morris Jr. and Avinash Karanth Kodi
Performance Evaluation of a Multicore System with Optically Connected Memory Modules 215
Paul Vincent Mejia, Rajeevan Amirtharajah, Matthew K. Farrens, and Venkatesh Akella
Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems 223
Chih-Hao Chao, Kai-Yuan Jheng, Hao-Yu Wang, Jia-Cheng Wu, and An-Yeu Wu

N9: Traffic Modeling and Management

Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms 233
Yvain Thonnart, Romain Lemaire, and Fabien Clermidy
QuaLe: A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors 241
Paul Bogdan, Miray Kas, Radu Marculescu, and Onur Mutlu

Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance 249
Francesca Palumbo, Danilo Pani, Alessandro Pilia, and Luigi Raffo
A Network Congestion-Aware Memory Controller 257
Dongki Kim, Sungjoo Yoo, and Sunggu Lee

Author Index 265