

# **2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip**

**(NOCS 2010)**

**Grenoble, France  
3-6 May 2010**



**IEEE Catalog Number: CFP10NOC-PRT  
ISBN: 978-1-4244-7085-3**

# The Fourth ACM/IEEE International Symposium on Networks-on-Chip

## NOCS 2010

### Table of Contents

Message from the Chairs .....	ix
Organizing Committee.....	xii
Program Committee.....	xii
Steering Committee.....	xiii
Additional Reviewers.....	xiv
NOCS 2010 Sponsors.....	xv

---

### Keynote Abstracts

Low-Power Bioelectronics for Massively Parallel Neuromonitoring .....	3
<i>Mohamad Sawan</i>	
Photonic Chip-Scale Interconnection Networks for Performance-Energy Optimized Computing .....	4
<i>Keren Bergman</i>	
Semiconductor Industry: Perspective, Evolution and Challenges .....	5
<i>Alessandro Cremonesi</i>	

### N1: Flow Control and Routing

Evaluating Bufferless Flow Control for On-chip Networks .....	9
<i>George Michelogiannakis, Daniel Sanchez, William J. Dally, and Christos Kozyrakis</i>	
Comparison of Deadlock Recovery and Avoidance Mechanisms to Approach Message Dependent Deadlocks in On-chip Networks .....	17
<i>Andreas Lankes, Thomas Wild, Andreas Herkersdorf, Soeren Sonntag, and Helmut Reinig</i>	
Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing .....	25
<i>S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozi, J. Camacho, F. Silla, and J. Duato</i>	

## **N2: GALS-Based NoC Design**

Improving the Performance of GALS-Based NoCs in the Presence of Process Variation .....	35
<i>C. Hernández, A. Roca, F. Silla, J. Flích, and J. Duato</i>	
A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors .....	43
<i>Michael N. Horak, Steven M. Nowick, Matthew Carlberg, and Uzi Vishkin</i>	
Asynchronous Bypass Channels: Improving Performance for Multi-synchronous NoCs .....	51
<i>Tushar N. K. Jain, Paul V. Gratz, Alex Sprintson, and Gwan Choi</i>	

## **N3: Router Design**

Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs .....	61
<i>Hiroki Matsutani, Michihiro Koibuchi, Daisuke Ikebuchi, Kimiyoshi Usami, Hiroshi Nakamura, and Hideharu Amano</i>	
Design of a High-Throughput Distributed Shared-Buffer NoC Router .....	69
<i>Rohit Sunkam Ramanujam, Vassos Soteriou, Bill Lin, and Li-Shiuan Peh</i>	
Fault-Tolerant Flow Control in On-chip Networks .....	79
<i>Young Hoon Kang, Taek-Jun Kwon, and Jeffrey Draper</i>	
A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area .....	87
<i>Giorgos Passas, Manolis Katevenis, and Dionisis Pnevmatikatos</i>	

## **N4: Energy and Memory Efficiency**

A Low-Latency and Memory-Efficient On-chip Network .....	99
<i>Masoud Daneshbalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design .....	107
<i>David Wolpert, Bo Fu, and Paul Ampadu</i>	
Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs .....	115
<i>Daniel Gebhardt, Junbok You, and Kenneth S. Stevens</i>	

## **N6: Application-Driven Optimization**

Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing .....	125
<i>Nikita Nikitin, Satrajit Chatterjee, Jordi Cortadella, Mike Kishinevsky, and Umit Ogras</i>	
Network-on-Chip Architectures for Neural Networks .....	135
<i>Dmitri Vainbrand and Ran Ginosar</i>	

Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip .....	145
<i>Qiaoyan Yu and Paul Ampadu</i>	
Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks .....	155
<i>Jonas Diemer and Rolf Ernst</i>	

## **N7: Topology and Architectures**

Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip .....	165
<i>F. Gilabert, M. E. Gómez, S. Medardoni, and D. Bertozi</i>	
Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs .....	173
<i>Chia-Hsin Owen Chen, Niket Agarwal, Tushar Krishna, Kyung-Hoae Koo, Li-Shiuan Peh, and Krishna C. Saraswat</i>	
Design of High-Radix Clos Network-on-Chip .....	181
<i>Yu-Hsiang Kao, Najla Alfaraj, Ming Yang, and H. Jonathan Chao</i>	
Hierarchical Network-on-Chip for Embedded Many-Core Architectures .....	189
<i>Alexandre Guerre, Nicolas Ventroux, Raphaël David, and Alain Merigot</i>	

## **NA8: Emerging Technologies**

A Low-Cost Deadlock-Free Design of Minimal-Table Rerouted XY-Routing for Irregular Wireless NoCs .....	199
<i>Ruizhe Wu, Yi Wang, and Dan Zhao</i>	
Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores .....	207
<i>Randy Wayne Morris Jr. and Avinash Karanth Kodi</i>	
Performance Evaluation of a Multicore System with Optically Connected Memory Modules .....	215
<i>Paul Vincent Mejia, Rajeevan Amirtharajah, Matthew K. Farrens, and Venkatesh Akella</i>	
Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems .....	223
<i>Chih-Hao Chao, Kai-Yuan Jheng, Hao-Yu Wang, Jia-Cheng Wu, and An-Yeu Wu</i>	

## **N9: Traffic Modeling and Management**

Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms .....	233
<i>Yvain Thonnart, Romain Lemaire, and Fabien Clermidy</i>	
QuaLe: A Quantum-Leap Inspired Model for Non-stationary Analysis of NoC Traffic in Chip Multi-processors .....	241
<i>Paul Bogdan, Miray Kas, Radu Marculescu, and Onur Mutlu</i>	

Impact of Half-Duplex and Full-Duplex DMA Implementations on NoC Performance .....	249
<i>Francesca Palumbo, Danilo Pani, Alessandro Pilia, and Luigi Raffo</i>	
A Network Congestion-Aware Memory Controller .....	257
<i>Dongki Kim, Sungjoo Yoo, and Sunggu Lee</i>	
<b>Author Index .....</b>	<b>265</b>