

2010 47th ACM/IEEE Design Automation Conference

(DAC 2010)

Anaheim, California, USA
13 – 18 June 2010



IEEE Catalog Number: CFP10DAC-PRT
ISBN: 978-1-4244-6677-1

TABLE OF CONTENTS

SESSION 1: PANEL

EDA Challenges and Options: Investing for the Future.....	1
<i>R. Puri, R. Jammy, W.C. Rhines, A. Jerraya, W. Joyner, J. Rabaey, L. Stok</i>	

SESSION 2: SPECIAL SESSION

Post-silicon Validation Challenges: How EDA and Academia Can Help.....	3
<i>J. Keshava, N. Hakim, C. Prudvi</i>	
Post-Silicon Is Too Late: Avoiding the \$50 Million Paperweight Starts with Validated Designs	8
<i>J. Goodenough, R. Aitken</i>	
Post-Silicon Validation Opportunities, Challenges and Recent Advances.....	12
<i>S. Mitra, S.A. Seshia, N. Nicolici</i>	

SESSION 3: SPEED UP YOUR MODEL! RTL, DATA-FLOW, OR SYSTEMC

A Mixed-Mode Vector-Based Dataflow Approach for Modeling and Simulating LTE Physical Layer.....	18
<i>C. Hsu, J.L. Pino, F. Hu</i>	
Abstraction of RTL IPs into Embedded Software	24
<i>N. Bombieri, F. Fummi, G. Pravadelli</i>	
Online SystemC Emulation Acceleration.....	30
<i>S. Sirowny, C. Huang, F. Vahid</i>	

SESSION 4: EMBEDDED SOFTWARE TIMING MATTERS!

LATA: A Latency and Throughput-Aware Packet Processing System	36
<i>J. Kuang, L. Bhuyan</i>	
A Probabilistic and Energy-Efficient Scheduling Approach for Online Application in Real-Time Systems	42
<i>T. Zitterell, C. Scholl</i>	
Timing Analysis of Esterel Programs on General-purpose Multiprocessors.....	48
<i>L. Ju, B.K. Huynh, A. Roychoudhury, S. Chakraborty</i>	
An Effective GPU Implementation of Breadth-First Search.....	52
<i>L. Luo, M. Wong, W. Hwu</i>	

SESSION 5: THERMAL TRACKING, MONITORING AND CHARACTERIZATION

Thermal Monitoring of Real Processors: Techniques for Sensor Allocation and Full Characterization.....	56
<i>A.N. Nowroz, R. Cochran, S. Reda</i>	
Consistent Runtime Thermal Prediction and Control Through Workload Phase Detection.....	62
<i>R. Cochran, S. Reda</i>	
Adaptive and Autonomous Thermal Tracking for High Performance Computing Systems	68
<i>Y. Zhang, A. Srivastava</i>	

SESSION 6: ADVANCED CLOCK DESIGN AND FLIP-CHIP LAYOUT

Non-Uniform Clock Mesh Optimization with Linear Programming Buffer Insertion.....	74
<i>M.R. Guthaus, G. Wilke, R. Reis</i>	
Fast Timing-Model Independent Buffered Clock-Tree Synthesis	80
<i>X. Shih, Y. Chang</i>	
Clock Tree Synthesis under Aggressive Buffer Insertion.....	86
<i>Y. Chen, C. Dong, D. Chen</i>	

Global Routing and Track Assignment for Flip-Chip Designs	90
<i>X. Liu, Y. Zhang, G.K. Yeap, C. Chu, J. Sun, X. Zeng</i>	

SESSION 7: PANEL

Bridging Pre-Silicon Verification and Post-Silicon Validation	94
<i>A. Nahir, A. Ziv, M. Abramovici, A. Camilleri, R. Galivanche, B. Bentley, H. Foster, A. Hu, V. Bertacco, S. Kapoor</i>	

SESSION 8: SPECIAL SESSION: VIRTUALIZATION IN THE EMBEDDED SYSTEMS: WHERE DO WE GO?

Compilation and Virtualization in the HiPEAC Vision.....	96
<i>C. Bertin, C. Guillon, K. De Bosschere</i>	
Processor Virtualization and Split Compilation for Heterogeneous Multicore Embedded Systems	102
<i>A. Cohen, E. Rohou</i>	
Fine-grained I/O Access Control Based on Xen Virtualization for 3G/4G Mobile Devices.....	108
<i>S. Lee, S. Suh, J. Choi</i>	
Device Hypervisors	114
<i>J. Fornaeus</i>	

SESSION 9: MEMORY AND MULTIPROCESSOR DESIGN SPACE EXPLORATION

A Correlation-based Design Space Exploration Methodology for Multi-Processor Systems-on-Chip.....	120
<i>G. Mariani, A. Brankovic, G. Palermo, J. Jovic, V. Zaccaria, C. Silvano</i>	
Cost-Aware Three-Dimensional (3D) Many-Core Multiprocessor Design	126
<i>J. Zhao, X. Dong, Y. Xie</i>	
Off-Chip Memory Bandwidth Minimization through Cache Partitioning for Multi-Core Platforms	132
<i>C. Yu, P. Petrov</i>	
Virtual Prototyper (ViPro): An Early Design Space Exploration and Optimization Tool for SRAM Designers	138
<i>S. Nalam, M. Bhargava, K. Mai, B.H. Calhoun</i>	

SESSION 10: INTERCONNECT NETWORKS: PRESENT AND FUTURE

Quantifying and Coping with Parametric Variations in 3D-Stacked Microarchitectures	144
<i>S. Ozdemir, Y. Pan, A. Das, G. Memik, G. Loh, A. Choudhary</i>	
Cost-driven 3D Integration with Interconnect Layers	150
<i>X. Wu, G. Sun, J. Li, X. Dong, R. Das, Y. Xie, C. Das</i>	
A Multilayer Nanophotonic Interconnection Network for On-Chip Many-core Communications	156
<i>X. Zhang, A. Louri</i>	
Virtual Channels vs. Multiple Physical Networks: a Comparative Analysis	162
<i>Y.J. Yoon, N. Concer, M. Petracca, L. Carloni</i>	
An Efficient Dynamically Reconfigurable On-chip Network Architecture	166
<i>M. Modarressi, H. Sarbazi-Azad, A. Tavakkot</i>	

SESSION 11: CORE TECHNIQUES IN FORMAL VERIFICATION

An AIG-Based QBF-Solver Using SAT for Preprocessing.....	170
<i>F. Pigorsch, C. Scholl</i>	
Analyzing k-Step Induction to Compute Invariants for SAT-Based Property Checking.....	176
<i>M. Thalmaier, M.D. Nguyen, M. Wedler, D. Stoffel, J. Bormann, W. Kunz</i>	
Coverage in Interpolation-based Model Checking	182
<i>H. Chockler, D. Kroening, M. Purandare</i>	
An Efficient Algorithm to Verify Generalized False Paths	188
<i>O. Couderc</i>	

SESSION 12: NEW FRONTIERS IN ROUTING

A Parallel Integer Programming Approach to Global Routing.....	194
<i>T. Wu, A. Davoodi, J.T. Linderoth</i>	
Multi-Threaded Collision-Aware Global Routing with Bounded-Length Maze Routing.....	200
<i>W. Liu, W. Kao, Y. Li, K. Chao</i>	
Two-Sided Single-Detour Untangling for Bus Routing	206
<i>J. Yan, Z. Chen</i>	
An Optimal Algorithm for Finding Disjoint Rectangles and Its Application to PCB Routing	212
<i>H. Kong, Q. Ma, T. Yan, M.D.F. Wong</i>	

SESSION 13: PANEL

Who Solves the Variability Problem?	218
<i>N.S. Nagaraj, J. Kawa, V. Pitchumani, R. Aitken, A. Strojwas, J.C. Rey, C. Lutkemeyer, S. Trimberger</i>	

SESSION 14: SPECIAL SESSION

Joint DAC/IWBDA Special Session Engineering Biology: Fundamentals and Applications	220
<i>M. Riedel, P. Silver, S. Hassoun, J.C. Anderson, R. Weiss, R. Murray</i>	

SESSION 15: RELIABILITY AND INTEGRITY OF CIRCUITS AND SYSTEMS

Gate-Level Characterization: Foundations and Hardware Security Applications	222
<i>S. Wei, S. Meguerdichian, M. Potkonjak</i>	
SCEMIT: A SystemC Error and Mutation Injection Tool	228
<i>P. Lisherness, K. Cheng</i>	
Towards Scalable System-Level Reliability Analysis.....	234
<i>M. Glaß, M. Lukasiewycz, C. Haubelt, J. Teich</i>	

SESSION 16: EMBEDDED HARDWARE FOR SECURITY, DATA TYPE REFINEMENT, AND ARBITRATION

Quality Metric Evaluation of a Physical Unclonable Function Derived from an IC's Power Distribution System	240
<i>R. Helinski, D. Acharyya, J. Plusquellic</i>	
Theoretical Analysis of Gate Level Information Flow Tracking	244
<i>J. Oberg, W. Hu, A. Irturk, M. Tiwari, T. Sherwood, R. Kastner</i>	
Exploiting Finite Precision Information to Guide Data-Flow Mapping.....	248
<i>D. Novo, M. Li, R. Fasthuber, P. Raghavan, F. Catthoor</i>	
Robust Design Methods for Hardware Accelerators for Iterative Algorithms in Scientific Computing.....	254
<i>A.B. Kinsman, N. Nicolici</i>	
New Model-Driven Design and Generation of Multi-Facet Arbiters Part I: From the Design Model to the Architecture Model	258
<i>J.M. Jou, S. Wu, Y. Lee, C. Chou, Y. Jeang</i>	

SESSION 17: STATISTICAL TECHNIQUES FOR SILICON-TO-MODEL CORRELATION

Bayesian Virtual Probe: Minimizing Variation Characterization Cost for Nanoscale IC Technologies via Bayesian Inference.....	262
<i>W. Zhang, X. Li, R.A. Rutenbar</i>	
Speedpath Analysis Under Parametric Timing Models	268
<i>L.G.E. Silva, J.R. Phillips, L.M. Silveira</i>	
Post-Silicon Diagnosis of Segments of Failing Speedpaths due to Manufacturing Variations	274
<i>L. Xie, A. Davoodi, K.K. Saluja</i>	

SESSION 18: PLACEMENT: FROM TRADITIONAL TECHNIQUES TO NOVEL CIRCUIT STYLES

Pulsed-Latch Aware Placement for Timing-Integrity Optimization	280
<i>Y. Chuang, S. Kim, Y. Shin, Y. Chang</i>	
History-based VLSI Legalization using Network Flow	286
<i>M. Cho, H. Ren, H. Xiang, R. Puri</i>	
Performance-driven Analog Placement Considering Boundary Constraint	292
<i>C. Lin, J. Lin, C. Huang, S. Chang</i>	

SESSION 19: PANEL

3-D Stacked Die: Now or Future?	298
<i>S. Bansal, A. Yang, P. Magarshack, M. Jang, J.C. Rey, L.C. Lu, R. Radojcic</i>	

SESSION 20: SPECIAL SESSION: A DECADE OF NOC RESEARCH – WHERE DO WE STAND?

Networks on Chips: From Research to Products	300
<i>G. De Micheli, C. Seiculescu, S. Murali, L. Benini, F. Angiolini, A. Pullini</i>	
The Aethereal Network on Chip after Ten Years: Goals, Evolution, Lessons, and Future.....	306
<i>K. Goossens, A. Hansson</i>	
The Evolution of SOC Interconnect and How NOC Fits Within It	312
<i>B. Mathewson</i>	

SESSION 21: EXPLOITING CONCURRENCY FOR SYSTEM-LEVEL PERFORMANCE

Automatic Multithreaded Pipeline Synthesis from Transactional Datapath Specifications	314
<i>E. Nurvitadhi, J.C. Hoe, S.L. Lu, T. Kam</i>	
On the Costs and Benefits of Stochasticity in Stream Processing	320
<i>R.R. Nadakuditi, I.L. Markov</i>	
Performance Yield-Driven Task Allocation and Scheduling for MPSoCs under Process Variation.....	326
<i>L. Huang, Q. Xu</i>	
Worst-Case Response Time Analysis of Resource Access Models in Multi-Core Systems.....	332
<i>A. Schranzhofer, L. Thiele, R. Pellizzoni, M. Caccamo, J. Chen</i>	

SESSION 22: DATA ACCESS TIMES DEFINE PERFORMANCE!

A New IP Lookup Cache for High Performance IP Routers	338
<i>G. Liao, H. Yu, L. Bhuyan</i>	
Instruction Cache Locking Using Temporal Reuse Profile	344
<i>Y. Liang, T. Mitra</i>	
Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputation	350
<i>J. Hu, C.J. Xue, W. Tseng, Y. He, M. Qiu, E.H.M. Sha</i>	
SCUD: A Fast Single-pass L1 Cache Simulation Approach for Embedded Processors with Round-robin Replacement Policy	356
<i>M.S. Haque, J. Pedersen, A. Janapsatya, S. Parameswaran</i>	

SESSION 23: TOOLS FOR EFFECTIVE POST-SILICON VALIDATION AND TEST

Fully X-tolerant, Very High Scan Compression.....	362
<i>P. Wohl, J.A. Waicukauski, F. Neuveux, E. Giszdarski</i>	
BLoG: Post-Silicon Bug Localization in Processors using Bug Localization Graphs	368
<i>S. Park, A. Bracy, H. Wang, S. Mitra</i>	
Classification Rule Learning Using Subgroup Discovery of Cross-Domain Attributes Responsible for Design-Silicon Mismatch.....	374
<i>N. Callegari, D. Drmanac, L. Wang, M.S. Abadir</i>	

Efficient Fault Simulation on Many-Core Processors	380
<i>M.A. Kochte, M. Schaal, H. Wunderlich, C.G. Zoellin</i>	

SESSION 24: SHAPES AND STATISTICS: MANUFACTURABILITY AND YIELD

Representative Path Selection for Post-Silicon Timing Prediction Under Variability.....	386
<i>L. Xie, A. Davoodi</i>	
QuickYield: An Efficient Global-Search Based Parametric Yield Estimation with Performance Constraints.....	392
<i>F. Gong, H. Yu, Y. Shi, D. Kim, J. Ren, L. He</i>	
Double Patterning Lithography Aware Gridless Detailed Routing with Innovative Conflict Graph.....	398
<i>Y. Lin, Y. Li</i>	
Frequency Domain Decomposition of Layouts for Double Dipole Lithography	404
<i>K. Agarwal</i>	
Compact Modeling and Robust Layout Optimization for Contacts in Deep Sub-wavelength Lithography.....	408
<i>Y. Ban, D.Z. Pan</i>	

SESSION 25: PANEL

Does IC Design Have a Future in the Clouds?	412
<i>A. Kuehlmann, J. Colgan, R. Griffith, J. Chilton, P. Leventis, R. Camposano, S. George, D. Singh</i>	

SESSION 26: SPECIAL SESSION: THE ANALOG MODEL CRISIS – HOW CAN WE SOLVE IT?

Automated Compact Dynamical Modeling: An Enabling Tool for Analog Designers.....	415
<i>B.N. Bond, L. Daniel</i>	
Model-Based Functional Verification	421
<i>K. Kundert, H. Chang</i>	
Fortifying Analog Models with Equivalence Checking and Coverage Analysis.....	425
<i>M. Horowitz, M. Jeeradit, F. Lau, S. Liao, B. Lim, J. Mao</i>	

SESSION 27: APPLICATION-DRIVEN NETWORK-ON-CHIP DESIGN

Automated Modeling and Emulation of Interconnect Designs for Many-Core Chip Multiprocessors	431
<i>C.J. Ihrig, R. Melhem, A.K. Jones</i>	
Trace-Driven Optimization of Networks-on-Chip Configurations.....	437
<i>A.B. Kahng, B. Lin, K. Samadi, R.S. Ramanujam</i>	
ACES: Application-Specific Cycle Elimination and Splitting for Deadlock-Free Routing on Irregular Network-on-Chip	443
<i>J. Cong, C. Liu, G. Reinman</i>	
NTPT: On the End-to-End Traffic Prediction in the On-Chip Networks.....	449
<i>Y.S. Huang, K.C. Chou, C. King, S. Tseng</i>	
Application-Aware NoC Design for Efficient SDRAM Access	453
<i>W. Jang, D.Z. Pan</i>	

SESSION 28: EXPLOITING FPGA-SPECIFIC FEATURES FOR ROBUSTNESS AND EFFICIENCY

Embedded Memory Binding in FPGAs	457
<i>K. Elizeh, N. Nicolici</i>	
Rewiring For Robustness	463
<i>M. Jose, Y. Hu, R. Majumdar, L. He</i>	
RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors	469
<i>Z. Tan, A. Waterman, R. Avizienis, Y. Lee, H. Cook, D. Patterson, K. Asanovic</i>	

SESSION 29: LEAKAGE ESTIMATION AND OPTIMIZATION

Efficient Tail Estimation for Massive Correlated Log-normal Sums — With Applications in Statistical Leakage Analysis	475
<i>M. Gao, Z. Ye, Y. Wang, Z. Yu</i>	
A Linear Algorithm for Full-Chip Statistical Leakage Power Analysis Considering Weak Spatial Correlation	481
<i>R. Shen, S.X.D. Tan, J. Xiong</i>	
Synthesis and Implementation of Active Mode Power Gating Circuits	487
<i>J. Seomun, I. Shin, Y. Shin</i>	
Leakage-Aware Dynamic Scheduling for Real-Time Adaptive Applications on Multiprocessor Systems	493
<i>H. Yu, B. Veeravalli, Y. Ha</i>	

SESSION 30: LOGIC SYNTHESIS IS ALIVE AND KICKING

BooM: A Decision Procedure for Boolean Matching with Abstraction and Dynamic Learning	499
<i>C. Lai, J.R. Jiang, K. Wang</i>	
Node Addition and Removal in the Presence of Don't Cares.....	505
<i>Y. Chen, C. Wang</i>	
ECR: A Low Complexity Generalized Error Cancellation Rewiring Scheme	511
<i>X. Yang, T. Lam, Y. Wu</i>	
LUT-Based FPGA Technology Mapping for Reliability	517
<i>J. Cong, K. Minkovich</i>	

SESSION 31: PANEL

What's Cool for the Future of Ultra Low Power Designs?	523
<i>N.S. Nagaraj, K. Nazifi, A. Gibbons, V. Puvvada, J. Byler, T. Saito, S. Balajee</i>	

SESSION 32: SPECIAL SESSION: DESIGN CLOSURE FOR RELIABILITY

Verification for Fault Tolerance of the IBM System z Microprocessor	525
<i>B.W. Thompto, B. Hoppe</i>	
Formal Modeling and Reasoning for Reliability Analysis.....	531
<i>N. Miskov-Zivanov, D. Marculescu</i>	
Using Introspective Software-Based Testing for Post-Silicon Debug and Repair	537
<i>K. Constantinides, T. Austin</i>	

SESSION 33: ENERGY-EFFICIENT EMBEDDED HARDWARE DESIGN AND MANAGEMENT

Xetal-Pro: An Ultra-Low Energy and High Throughput SIMD Processor	543
<i>Y. He, Y. Pu, R. Kleihorst, Z. Ye, A.A. Abbo, S.M. Londono, H. Corporaal</i>	
A Framework for Automatic Parallelization, Static and Dynamic Memory Optimization in MPSoC Platforms	549
<i>Y. Iosifidis, A. Mallik, S. Mamagkakis, E. De Greef, A. Bartzas, D. Soudris, F. Catthoor</i>	
Scalable Effort Hardware Design: Exploiting Algorithmic Resilience for Energy Efficiency.....	555
<i>V.K. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, S.T. Chakradhar</i>	

SESSION 34: PARALLEL AND EFFICIENT TECHNIQUES IN CIRCUIT SIMULATION

Parallel Program Performance Modeling for Runtime Optimization of Multi-Algorithm Circuit Simulation	561
<i>X. Ye, P. Li</i>	
Separatrices in High-Dimensional State Space: System-Theoretical Tangent Computation and Application to SRAM Dynamic Stability Analysis.....	567
<i>Y. Zhang, P. Li, G.M. Huang</i>	

A Robust Periodic Arnoldi Shooting Algorithm for Efficient Analysis of Large-scale RF/MM ICs	573
<i>X. Liu, H. Yu, S.X.D. Tan</i>	

SESSION 35: THERMAL MANAGEMENT AND OPTIMIZATION

Distributed Task Migration for Thermal Management in Many-core Systems.....	579
<i>Y. Ge, P. Malani, Q. Qiu</i>	
Thermal Aware Task Sequencing on Embedded Processors	585
<i>S. Zhang, K.S. Chattha</i>	
A Framework for Optimizing Thermoelectric Active Cooling Systems.....	591
<i>J. Long, S.O. Memik</i>	

SESSION 36: CATCH OF THE DAY IN BENCHMARKING AND OPTIMAL SYNTHESIS

Eyecharts: Constructive Benchmarking of Gate Sizing Heuristics	597
<i>P. Gupta, A.B. Kahng, A. Kasibhatla, P. Sharma</i>	
Detecting Tangled Logic Structures in VLSI Netlists.....	603
<i>T. Jindal, C.J. Alpert, J. Hu, Z. Li, G.J. Nam, C.B. Winn</i>	
Lattice-Based Computation of Boolean Functions.....	609
<i>M. Altun, M.D. Riedel</i>	
A Novel Optimal Single Constant Multiplication Algorithm	613
<i>J. Thong, N. Nicolici</i>	

SESSION 37: PANEL

Education Panel: Designing the Always Connected Car of the Future	617
<i>A. Ghosal, P. Giusto, A. Sangiovanni-Vincentelli, J. D'Ambrosio, J. Tung, E. Nuckolls, M. Kuhl, H. Wilheim, P. Van Staai</i>	

SESSION 38: SPECIAL SESSION: WACI: WILD AND CRAZY IDEAS

Find Your Flow: Increasing Flow Experience by Designing “Human” Embedded Systems	619
<i>C. Chou, A.M. Miron, R. Marculescu</i>	
Electronic Design Automation for Social Networks.....	621
<i>A. Deorio, V. Bertacco</i>	
Real Time Emulations: Foundation and Applications.....	623
<i>a. Mirhoseini, Y. Alkabani, F. Koushanfar</i>	
Network on Chip Design and Optimization Using Specialized Influence Models	625
<i>C. Ababei</i>	
Circuit Modeling for Practical Many-core Architecture Design Exploration	627
<i>D.N. Truong, B.M. Baas</i>	
Hierarchical Hybrid Power Supply Networks.....	629
<i>F. Koushanfar</i>	
Detachable Nano-Carbon Chip with Ultra Low Power	631
<i>S. Fujita, S. Yasuda, D.S. Lee, X. Chen, D. Akinwande, H.S.P. Wong</i>	
Synthesis of Trustable ICs using Untrusted CAD Tools.....	633
<i>M. Potkonjak</i>	

SESSION 39: ALGORITHMS AND ARCHITECTURES FOR EMERGING TECHNOLOGIES

Synchronization of Washing Operations with Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips.....	635
<i>Y. Zhao, K. Chakrabarty</i>	
Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips	641
<i>C.C. Lin, Y. Chang</i>	
Reducing the Number of Lines in Reversible Circuits	647
<i>R. Wille, M. Soeken, R. Drechsler</i>	
Synthesis of the Optimal 4-bit Reversible Circuits	653
<i>O. Golubitsky, S.M. Falconer, D. Maslov</i>	

Crosstalk Noise and Bit Error Rate Analysis for Optical Network-on-Chip.....	657
<i>Y. Xie, M. Nikdast, J. Xu, W. Zhang, Q. Li, X. Wu, Y. Ye, X. Wang, W. Liu</i>	

SESSION 40: SIMULATION AND MODELING TECHNIQUES FOR DEVICES AND INTERCONNECT

Parallel Multigrid Preconditioning on Graphics Processing Units (GPUs) for Robust Power Grid Analysis.....	661
<i>Z. Feng, Z. Zeng</i>	
Stochastic Dominant Singular Vectors Method for Variation-Aware Extraction.....	667
<i>T. El-Moselhy, L. Daniel</i>	
Closed-Form Modeling of Layout-Dependent Mechanical Stress	673
<i>V. Joshi, V. Sukharev, A. Torres, K. Agarwal, D. Sylvester, D. Blaauw</i>	
Generating Parametric Models from Tabulated Data.....	679
<i>S. Lefteriu, J. Mohring</i>	
MFTI: Matrix-Format Tangential Interpolation for Modeling Multi-Port Systems	683
<i>Y. Wang, C. Lei, G.K.H. Pang, N. Wong</i>	

SESSION 41: DESIGN OF ULTRA LOW-POWER SYSTEMS

A Universal State-of-Charge Algorithm for Batteries	687
<i>B. Xiao, Y. Shi, L. He</i>	
A Complete Design-Flow for the Generation of Ultra Low-Power WSN Node Architectures Based on Micro-Tasking.....	693
<i>M.A. Pasha, S. Derrien, O. Sentieys</i>	
Stacking SRAM Banks for Ultra Low Power Standby Mode Operation	699
<i>A.C. Cabe, Z. Qi, M.R. Stan</i>	
PreDVS: Preemptive Dynamic Voltage Scaling for Real-time Systems using Approximation Scheme	705
<i>W. Wang, P. Mishra</i>	

SESSION 42: VARIATION-AWARE METHODS FOR SRAMS AND CLOCKS

In-situ Characterization and Extraction of SRAM Variability	711
<i>S. Chellappa, J. Ni, X. Yao, N. Hindman, J. Velamala, M. Chen, Y. Cao, L.T. Clark</i>	
A Holistic Approach for Statistical SRAM Analysis.....	717
<i>P. Zuber, P. Dobrovolny, M. Miranda</i>	
Clock Tree Synthesis with Pre-bond Testability for 3D Stacked IC Designs.....	723
<i>Tak-Yung Kim, Taewhan Kim</i>	
An Efficient Phase Detector Connection Structure for the Skew Synchronization System.....	729
<i>Y. Kao, H. Chou, K. Tsai, S. Chang</i>	

SESSION 43: JOINT USER TRACK PANEL (SESSION 11U)

Joint User Track Panel (Session 11U) - What Will Make Your Next Design Experience a Much Better One?.....	735
<i>T. Harms, J. Caraballo, R. D'Sa, R. Haring, D. Urbaniak, G. Wolski, J. You</i>	

SESSION 44: SPECIAL SESSION: CYBER-PHYSICAL SYSTEMS DEMYSTIFIED

Cyber-Physical Systems: The Next Computing Revolution	736
<i>R. Rajkumar, I. Lee, L. Sha, J. Stankovic</i>	
CPS Foundations	742
<i>E.A. Lee</i>	
Medical Cyber Physical Systems	748
<i>I. Lee, O. Sokolsky</i>	
Cyber-Physical Energy Systems: Focus on Smart Buildings	754
<i>J. Kleissl, Y. Agarwal</i>	

SESSION 45: APPLICATION AND IMPROVEMENT OF DYNAMIC VERIFICATION

Scalable Specification Mining for Verification and Diagnosis	760
<i>W. Li, A. Forin, S.A. Seshia</i>	
Distributed Time, Conservative Parallel Logic Simulation on GPUs.....	766
<i>B. Wang, Y. Zhu, Y. Deng</i>	
An Efficient Test Vector Generation for Checking Analog/Mixed-Signal Functional Models	772
<i>B.C. Lim, J. Kim, M.A. Horowitz</i>	
Leveraging UPF-Extracted Assertions for Modeling and Formal Verification of Architectural Power Intent.....	778
<i>A. Hazra, S. Mitra, P. Dasgupta, A. Pal, D. Bagchi, K. Guha</i>	
Efficient Simulation of Oscillatory Combinational Loops.....	782
<i>M. Fayyazi, L. Kirsch</i>	

SESSION 46: TIMING ANALYSIS AND CIRCUIT OPTIMIZATION FOR NOVEL TECHNOLOGIES AND DFM

Transistor Sizing of Custom High-Performance Digital Circuits With Parametric Yield Considerations	786
<i>D.K. Beece, J. Xiong, C. Viswesvariah, V. Zolotov, Y. Liu</i>	
RDE-Based Transistor-Level Gate Simulation for Statistical Static Timing Analysis	792
<i>Q. Tang, A. Zjajo, M. Berkelaar, N.V.D. Meijer</i>	
Efficient Smart Monte Carlo based SSTA on Graphics Processing Units with Improved Resource Utilization	798
<i>V. Veetil, Y. Chang, D. Sylvester, D. Blaauw</i>	
Static Timing Analysis for Flexible TFT Circuits	804
<i>C. Hsu, C. Liu, E. Ma, J.C. Li</i>	
TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization	808
<i>J. Yang, K. Athikulwongse, Y. Lee, S.K. Lim, D.Z. Pan</i>	

SESSION 47: SYSTEM POWER MODELING AND MANAGEMENT

A System for Online Power Prediction in Virtualized Environments Using Gaussian Mixture Models.....	812
<i>G. Dhiman, K. Mihic, T. Rosing</i>	
Performance and Power Modeling in a Multi-Programmed Multi-Core Environment	818
<i>X. Chen, R.P. Dick, C. Xu, Z.M. Mao</i>	
Reliability Aware Power Management for Dual-Processor Real-Time Embedded Systems.....	824
<i>R. Sridharan, R. Mahapatra</i>	
Recovery-Driven Design: A Power Minimization Methodology for Error-Tolerant Processor Modules	830
<i>A.B. Kahng, S. Kang, R. Kumar, J. Sartori</i>	

SESSION 48: MANAGEMENT OF POWER INTEGRITY AND CIRCUIT RELIABILITY

Tradeoff Analysis and Optimization of Power Delivery Networks with On-Chip Voltage Regulation.....	836
<i>Z. Zeng, X. Ye, Z. Feng, P. Li</i>	
An Efficient Dual Algorithm for Vectorless Power Grid Verification under Linear Current Constraints	842
<i>X. Xiong, J. Wang</i>	
Parallel Hierarchical Cross Entropy Optimization for On-Chip Decap Budgeting.....	848
<i>X. Zhao, Y. Guo, Z. Feng, S. Hu</i>	
SRAM-Based NBTI/PBTI Sensor System Design	854
<i>Z. Qu, J. Wang, A. Cabe, S. Wooters, T. Blalock, B. Calhoun, M. Stan</i>	
A Statistical Simulation Method for Reliability Analysis of SRAM Core-Cells	858
<i>R.A. Fonseca, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, N. Badereddine</i>	

SESSION 49: PANEL

What Input-Language is the Best Choice for High Level Synthesis (HLS)?	862
<i>D. Gajski, T. Austin, S. Svoboda</i>	

SESSION 50: SPECIAL SESSION: COMPUTING WITHOUT GUARANTEES

Stochastic Computation	864
<i>N.R. Shanbhag, R.A. Abdallah, R. Kumar, D.L. Jones</i>	
Best-effort Computing: Re-thinking Parallel Software and Hardware	870
<i>S.T. Chakradhar, A. Raghunathan</i>	
Hardware That Produces Bounded Rather Than Exact Results	876
<i>M. Breuer</i>	

SESSION 51: DESIGN AND MODELING OF TECHNOLOGIES BEYOND CMOS

Impact of Process Variations on Emerging Memristor	882
<i>D. Niu, Y. Chen, C. Xu, Y. Xie</i>	
Reconfigurable Multi-Function Logic Based on Graphene P-N Junctions	888
<i>S. Tanachutiwat, J.U. Lee, W. Wang, C.Y. Sung</i>	
Carbon Nanotube Correlation: Promising Opportunity for CNFET Circuit Yield Enhancement	894
<i>J. Zhang, S. Bobba, N. Patil, A. Lin, H.P. Wong, G. De Micheli, S. Mitra</i>	
Design and Analysis of Compact Ultra Energy-Efficient Logic Gates Using Laterally-Actuated Double-Electrode NEMS	898
<i>H.F. Dadgour, M.M. Hussain, C. Smith, K. Banerjee</i>	

SESSION 52: YIELD-AWARE OPTIMIZATION AND MODELING FOR ANALOG CIRCUITS

Toward Efficient Large-Scale Performance Modeling of Integrated Circuits via Multi-Mode/Multi-Corner Sparse Regression	902
<i>W. Zhang, T. Chen, M. Ting, X. Li</i>	
Behavior-Level Yield Enhancement Approach for Large-Scaled Analog Circuits	908
<i>C. Kuo, Y. Chen, I. Tsai, L. Chan, C.J. Liu</i>	
Generation of Yield-Embedded Pareto-Front for Simultaneous Optimization of Yield and Performances	914
<i>Y. Liu, M. Yoshioka, K. Homma, T. Shibuya, Y. Kanazawa</i>	
Pareto Sampling: Choosing the Right Weights by Derivative Pursuit	918
<i>A. Singhee, P. Castalino</i>	

SESSION 53: REDUCING THE COST OF TEST

An Error Tolerance Scheme for 3D CMOS Imagers	922
<i>H. Chang, J. Huang, D. Kwai, K. Chang, C. Wu</i>	
Fast Identification of Operating Current for Toggle MRAM by Spiral Search	928
<i>S. Wang, C. Chen, C. Wu</i>	
Exploiting Reconfigurability for Low-Cost In-Situ Test and Monitoring of Digital PLLs	934
<i>L. Yin, P. Li</i>	

SESSION 54: SPECIAL SESSION: SMART POWER: FROM YOUR CELL PHONE TO YOUR HOME

Smart Phone Power	940
<i>J. John, C. Riddle</i>	
What's Smart about the Smart Grid?	942
<i>I.A. Hiskens</i>	
On-die Power Grids: The Missing Link	945
<i>E. Chiproux</i>	
Author Index	