2010 15th IEEE European Test Symposium

(ETS 2010)

Praha, Czech Republic
24 – 28 May 2010

IEEE Catalog Number: CFP10216-PRT
ISBN: 978-1-4244-5834-9

Table of Contents

Foreword 1

Organizing Committee 2

Steering Committee 4

Program Committee 4

ETS 2009 Best Paper Award 5

Test Technology Technical Council 6

Plenary Presentations 9

The Product Complexity and Test - How Product Complexity Impacts Test Industry 9
M. Campbell

Self-Aware Wireless Communication and Signal Processing Systems: Real-Time Adaptation for Error Resilience, Low Power and Performance 10
A. Chatterjee

Embedded Tutorials 11

Adaptive Test Directions 12
P. Maxwell

Production Test Challenges for Highly Integrated Mobile Phone SoCs - A Case Study 17
F. Poehl, F. Demmerle, J. Alt, and H. Obermeir

3D and Multi-Core Test 23

Test-Architecture Optimization for TSV-Based 3D Stacked ICs 24
B. Noia, S. K. Goel, K. Chakrabarty, E. J. Marinissen, and J. Verbree

A Low-Cost and Scalable Test Architecture for Multi-Core Chips 30
C.-C. Chi, C.-W. Wu, and J.-F. Li

On the Cost-Effectiveness of Matching Repositories of Pre-Tested Wafers for Wafer-to-Wafer 3D Chip Stacking 36
J. Verbree, E. J. Marinissen, P. Roussel, and D. Velenis

RF-Test 42

On the Use of Standard Digital ATE for the Analysis of RF Signals 43
N. Pous, F. Azais, L. Latorre, and J. Rivoir

Sensors for Built-In Alternate RF Test 49
L. Abdallah, H. Stratigopoulos, C. Kelma, and S. Mir

Low-Cost Signature Test of RF Blocks Based on Envelope Response Analysis 55
M. L. Barragan, R. Fiorelli, D. Vazquez, A. Rueda, and J. L. Huertas

Post-Silicon Debug and Diagnosis 61

Combining Scan and Trace Buffers for Enhancing Real-time Observability in Post-silicon Debugging 62
H. F. Ko and N. Nicolici

Memory Test......68

Parametric Failure Analysis of Embedded SRAMs using Fast & Accurate Dynamic Analysis...... 69
E. I. Vatajelu, G. Panagopoulos, K. Roy, and J. Figueras

A Low-Cost Built-In Self-Test Scheme for an Array of Memories...... 75
Y.-J. Huang, C.-W. Chou, and J.-F. Li

A Two-Layer SPICE Model of the ATMEL TSTAC eFlash Memory Technology for Defect Injection and Faulty Behavior Prediction...... 81
P.-D. Mauroux, A. Virazel, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, B. Godard, G. Festes, and L. Vachez

Fault Detection, Tolerance and Identification......87

A Transient Error Tolerant Self-Timed Asynchronous Architecture...... 88
M. Zamani and M. B. Tahoori

Multiple Fault Diagnosis in Crossbar Nano-architectures...... 94
N. Farazmand and M. B. Tahoori

Delay Analysis......100

Full-Circuit SPICE Simulation Based Validation of Dynamic Delay Estimation...... 101
K. Peng, Y. Huang, P. Mallick, W.-T. Cheng, and M. Tehranipoor

On Estimation of NBTI-Induced Delay Degradation...... 107
M. Noda, S. Kajihara, Y. Sato, K. Miyase, X. Wen, and Y. Miura

Advanced Test Infrastructure......112

Modified T-Flip-Flop Based Scan Cell for RAS......113
R. Adiga, G. Arpit, V. Singh, K. K. Saluja, and A. D. Singh

Calibration-Enabled Scalable Built-In Current Sensor Compatible with Very Low Cost ATE......119
S. D. Dasnurkar and J. A. Abraham

Resistive Bridges and Opens......125

Computing the Detection of Small Delay Defects Caused by Resistive Opens of Nanometer ICs...... 126
J. L. Garcia-Gervacio and V. H. Champac

Analysis of Resistive-Bridging Defects in SRAM Core-Cells: A Comparative Study from 90nm down to 40nm Technology Nodes...... 132
R. Alves Fonseca, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, and N. Badereddine

BIST......138

A Reconfigurable Online BIST for Combinational Hardware Using Digital Neural Networks...... 139
S. B. Hosseini, A. Shahabi, H. Sohofi, and Z. Navabi

A Built-In Self Test Scheme for High Speed I/O Using Cycle-by-Cycle Edge Control...... 145
H. Kim, J. Chung, J. A. Abraham, E. Byun, and C.-J. Woo

Constructing Augmented Time Compactors...... 151
E. Gizdarski

Advanced ADC Testing 157

Predicting Dynamic Specifications of ADC with Low-Quality Digital Input Signal 158
X. Sheng, V. Kerzérho, and H. Kerkhoff

Test of Embedded Analog Circuits based on a Built-In Current Sensor 164
R. Mozuelos, Y. Lechuga, M. Martinez, S. and Bracho

Novel Built-In Methodology for Defect Testing of Capacitor Oxide in SAR Analog to Digital Converters for Critical Automotive Applications 170
V. Malandruccolo, M. Ciappa, W. Fichtner, H. and Rothleitner

Design Validation, Test and Debug of Complex Systems 175

Improving CNF Representations in SAT-based ATPG for Industrial Circuits using BDDs 176
D. Tille, S. Eggersgluess, R. Krenz-Baath, J. Schloeffel, and R. Drechsler

A Distributed Architecture to Check Global Properties for Post-silicon Debug 182
E. Larsson, B. Vermeulen, and K. Goossens

Automated Conformance Evaluation of SystemC Designs using Timed Automata 188
P. Herber, M. Pockrandt, and S. Glesner

Innovative Techniques for Highly Reliable Microprocessor-Based Systems 194

Software-based Self-test Methodology for System Peripherals 195
M. Grosso, W. J. Perez H., D. Ravotto, E. Sanchez, M. Sonza Reorda, and J. Velasco Medina

Microprocessor Fault-Tolerance via On-the-Fly Partial Reconfiguration 201
S. Di Carlo, A. Miele, P. Prinetto, and A. Trapanese

Scan Based Speed-Path Debug for a Microprocessor 207
J. Zeng, R. Guo, W.-T. Cheng, M. Mateja, J. Wang, K.-H. Tsai, and K. Amstutz

Fault Tolerance and Online Testing 213

An Integrated Flow for the Design of Hardened Circuits on SRAM-based FPGAs 214
C. Bolchini, A. Miele, C. Sandionigi, N. Battezzati, L. Sterpone, and M. Violante

Fault Diagnosis 220

Diagnosis of Failing Scan Cells through Orthogonal Response Compaction 221
B. Benware, G. Mrugalski, A. Pogiel, J. Rajski, J. Solecki, and J. Tyszer

An Adaptive Tester Architecture for Volume Diagnosis 227
P. Bernardi, M. Grosso, and M. Sonza Reorda

Diagnosis of Full Open Defects in Interconnect Lines with Fan-out 233
R. Rodriguez-Montanes, D. Arumi, J. Figueras, S. Eichenberger, C. Hora, and B. Kruseman

Posters 239

Input Test Data Volume Reduction Based on Test Vector Chains 240
I. Pomeranz and S. Reddy

On Measurement Uncertainty of ADC Nonlinearities in Oscillation-Based Test 241
P. Mrak, A. Biasizzo, F. and Novak

Fast Simulation Based Testing of Anti-Tearing Mechanisms for Small Embedded Systems 242
J. Loinig, C. Steger, R. Weiss, and E. Haselsteiner

New Scan-Based Test Strategies for a Dependable Many-Core Processor Using NoC as a Test Access Mechanism 243
X. Zhang, H. Kerkhoff, and B. Vermeulen

Design and Implementation of Automatic Test Equipment IP Module 244
S. Fransi, G. L. Farre, L. G. Deiros, and S. B. Manich

Add-On Blocks and Algorithms For Improving Stimulus Compression 245
N. Alawadhi, O. Sinanoglu, and M. Al-Mulla

Defect-Aware Nanocrossbar Logic Mapping using Bipartite Subgraph Isomorphism & Canonization 246
S. Goren, H. F. Ugurdag, and O. Palaz

Hybrid Test Application in Hybrid Delay Scan Design 247
Y. Yoshikawa, T. Nuwa, H. Ichihara, and T. Inoue

Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints 248
S. Almukhaizim, S. Bunian, and O. Sinanoglu

Test Power Reduction in Compression-Based Reconfigurable Scan Architectures 249
S. Almukhaizim, M. Gh. Mohammad, and M. Khajah

Multivariate Model for Test Response Analysis 250
S. Krishnan and H. Kerkhoff

Robustness Evaluation and Improvements under Laser-based Fault Attacks of an AES Crypto-processor Implemented on a SRAM-Based FPGA 251
G. Canivet, P. Maistri, R. Leveugle, F. Valette, J. Clediere, and M. Renaudin

Evaluation of Concurrent Error Detection Techniques on the Advanced Encryption Standard 252
K. Bousselam, G. Di Natale, M.-L. Flottes, and B. Rouzeyre

Algorithm-Based Fault Tolerance for Many-Core Architectures 253
C. Braun and H.-J. Wunderlich

A Diagnostic Test Generation System and a Coverage Metric 254
Y. Zhang and V. Agrawal

A Shared BIST Optimization Methodology for Memory Test 255
L. Zaourar, J. Alami Chentoufi, Y. Kieffer, A. Wenzel, and F. Grandvaux

Pipelined Parallel Test Structure for Mixed-Signal SoCs 256
Y. Jin, H. Wan, Z. Lv, and S. Yang

Setting Test Conditions for Improving SRAM Reliability 257
R. Alves Fonseca, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, and N. Badereddine

Configurable Fault-Tolerant Link for Inter-Die Communication in 3D On-Chip Networks 258
V. Pasca, L. Anghel, C. Rusu, and M. Benabdenbi

Scan Cell Reordering to Minimize Peak Power during Test Cycle: A Graph Theoretic Approach 259
J. T. Tudu, E. Larsson, V. Singh, and H. Fujiwara

Test Pattern Selection to Optimize Delay Test Quality with a Limited Size of Test Set 260
M. Inoue, A. Taketani, T. Yoneda, H. Iwata, and H. Fujiwara

Increasing Reliability of Programmable Mixed-Signal Systems by Applying Design Diversity Redundancy 261
G. de M. Borges, L. F. Gonçalves, T. R. Balen, and M. S. Lubaszewski

Current-Based Testable Design of Level Shifters in Liquid Crystal Display Drivers 262
M. Hashizume, K. Nakaminami, H. Yotsuyanagi, K. Nakajima, K. Kinoshita

A Multi-Mode MEMS Sensor Design to support System Test and Health & Usage Monitoring Applications 263
Z. Xu, A. Richardson, D. Koltsov, L. Li, M. Begbie, and C. Wang

A New Built-In IDDQ Testing Method Using Programmable BICS 264
S. Maltabas, O. K. Ekekon, and M. Margala

Fgvgev'Hkmgt'hqt'Cnvgtpcvg'TH'Vguv 267
J0'Utcvki qrqwnqu.'U0'Okt.'G0'Cect and U0'Q/gx

Author Index 271