

2010 15th IEEE European Test Symposium

(ETS 2010)

**Praha, Czech Republic
24 – 28 May 2010**



IEEE Catalog Number: CFP10216-PRT
ISBN: 978-1-4244-5834-9

TABLE OF CONTENTS

| | |
|---|-----------|
| Foreword | 1 |
| Organizing Committee | 2 |
| Steering Committee..... | 4 |
| Program Committee | 4 |
| ETS 2009 Best Paper Award..... | 5 |
| Test Technology Technical Council..... | 6 |
| Plenary Presentations..... | 9 |
| The Product Complexity and Test - How Product Complexity Impacts Test Industry..... | 9 |
| <i>M. Campbell</i> | |
| Self-Aware Wireless Communication and Signal Processing Systems: Real-Time Adaptation for Error Resilience, Low Power and Performance | 10 |
| <i>A. Chatterjee</i> | |
| Embedded Tutorials | 11 |
| Adaptive Test Directions..... | 12 |
| <i>P. Maxwell</i> | |
| Production Test Challenges for Highly Integrated Mobile Phone SoCs - A Case Study..... | 17 |
| <i>F. Poehl, F. Demmerle, J. Alt, and H. Obermeir</i> | |
| 3D and Multi-Core Test..... | 23 |
| Test-Architecture Optimization for TSV-Based 3D Stacked ICs..... | 24 |
| <i>B. Noia, S. K. Goel, K. Chakrabarty, E. J. Marinissen, and J. Verbree</i> | |
| A Low-Cost and Scalable Test Architecture for Multi-Core Chips | 30 |
| <i>C.-C. Chi, C.-W. Wu, and J.-F. Li</i> | |
| On the Cost-Effectiveness of Matching Repositories of Pre-Tested Wafers for Wafer-to-Wafer 3D Chip Stacking..... | 36 |
| <i>J. Verbree, E. J. Marinissen, P. Roussel, and D. Velenis</i> | |
| RF-Test | 42 |
| On the Use of Standard Digital ATE for the Analysis of RF Signals | 43 |
| <i>N. Pous, F. Azais, L. Latorre, and J. Rivoir</i> | |
| Sensors for Built-In Alternate RF Test..... | 49 |
| <i>L. Abdallah, H. Stratigopoulos, C. Kelma, and S. Mir</i> | |
| Low-Cost Signature Test of RF Blocks Based on Envelope Response Analysis | 55 |
| <i>M. L. Barragan, R. Fiorelli, D. Vazquez, A. Rueda, and J. L. Huertas</i> | |
| Post-Silicon Debug and Diagnosis | 61 |
| Combining Scan and Trace Buffers for Enhancing Real-time Observability in Post-silicon Debugging | 62 |
| <i>H. F. Ko and N. Nicolici</i> | |

Memory Test.....68

| | |
|--|----|
| Parametric Failure Analysis of Embedded SRAMs using Fast & Accurate Dynamic Analysis..... | 69 |
| <i>E. I. Vatajelu, G. Panagopoulos, K. Roy, and J. Figueras</i> | |
| A Low-Cost Built-In Self-Test Scheme for an Array of Memories | 75 |
| <i>Y.-J. Huang, C.-W. Chou, and J.-F. Li</i> | |
| A Two-Layer SPICE Model of the ATMEL TSTAC eFlash Memory Technology for Defect Injection and Faulty Behavior Prediction | 81 |
| <i>P.-D. Mauroux, A. Virazel, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, B. Godard, G. Festes, and L. Vachez</i> | |

Fault Detection, Tolerance and Identification87

| | |
|--|----|
| A Transient Error Tolerant Self-Timed Asynchronous Architecture..... | 88 |
| <i>M. Zamani and M. B. Tahoori</i> | |
| Multiple Fault Diagnosis in Crossbar Nano-architectures..... | 94 |
| <i>N. Farazmand and M. B. Tahoori</i> | |

Delay Analysis100

| | |
|--|-----|
| Full-Circuit SPICE Simulation Based Validation of Dynamic Delay Estimation | 101 |
| <i>K. Peng, Y. Huang, P. Mallick, W.-T. Cheng, and M. Tehranipoor</i> | |
| On Estimation of NBTI-Induced Delay Degradation | 107 |
| <i>M. Noda, S. Kajihara, Y. Sato, K. Miyase, X. Wen, and Y. Miura</i> | |

Advanced Test Infrastructure112

| | |
|--|-----|
| Modified T-Flip-Flop Based Scan Cell for RAS..... | 113 |
| <i>R. Adiga, G. Arpit, V. Singh, K. K. Saluja, and A. D. Singh</i> | |
| Calibration-Enabled Scalable Built-In Current Sensor Compatible with Very Low Cost ATE | 119 |
| <i>S. D. Dasnurkar and J. A. Abraham</i> | |

Resistive Bridges and Opens.....125

| | |
|---|-----|
| Computing the Detection of Small Delay Defects Caused by Resistive Opens of Nanometer ICs | 126 |
| <i>J. L. Garcia-Gervacio and V. H. Champac</i> | |
| Analysis of Resistive-Bridging Defects in SRAM Core-Cells: A Comparative Study from 90nm down to 40nm Technology Nodes | 132 |
| <i>R. Alves Fonseca, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, and N. Badereddine</i> | |

BIST138

| | |
|--|-----|
| A Reconfigurable Online BIST for Combinational Hardware Using Digital Neural Networks..... | 139 |
| <i>S. B. Hosseini, A. Shahabi, H. Sohofi, and Z. Navabi</i> | |
| A Built-In Self Test Scheme for High Speed I/O Using Cycle-by-Cycle Edge Control | 145 |
| <i>H. Kim, J. Chung, J. A. Abraham, E. Byun, and C.-J. Woo</i> | |
| Constructing Augmented Time Compactors | 151 |
| <i>E. Gizdarski</i> | |

Advanced ADC Testing**157**

| | |
|---|-----|
| Predicting Dynamic Specifications of ADC with Low-Quality Digital Input Signal..... | 158 |
| <i>X. Sheng, V. Kerzérho, and H. Kerkhoff</i> | |
| Test of Embedded Analog Circuits based on a Built-In Current Sensor..... | 164 |
| <i>R. Mozuelos, Y. Lechuga, M. Martinez, S. and Bracho</i> | |
| Novel Built-In Methodology for Defect Testing of Capacitor Oxide in SAR Analog to Digital Converters for Critical Automotive Applications | 170 |
| <i>V. Malandruccolo, M. Ciappa, W. Fichtner, H. and Rothleitner</i> | |

Design Validation, Test and Debug of Complex Systems**175**

| | |
|--|-----|
| Improving CNF Representations in SAT-based ATPG for Industrial Circuits using BDDs | 176 |
| <i>D. Tille, S. Eggersgluess, R. Krenz-Baath, J. Schloeffel, and R. Drechsler</i> | |
| A Distributed Architecture to Check Global Properties for Post-silicon Debug | 182 |
| <i>E. Larsson, B. Vermeulen, and K. Goossens</i> | |
| Automated Conformance Evaluation of SystemC Designs using Timed Automata..... | 188 |
| <i>P. Herber, M. Pockrandt, and S. Glesner</i> | |

Innovative Techniques for Highly Reliable Microprocessor-Based Systems.....**194**

| | |
|--|-----|
| Software-based Self-test Methodology for System Peripherals | 195 |
| <i>M. Grosso, W. J. Perez H., D. Ravotto, E. Sanchez, M. Sonza Reorda, and J. Velasco Medina</i> | |
| Microprocessor Fault-Tolerance via On-the-Fly Partial Reconfiguration | 201 |
| <i>S. Di Carlo, A. Miele, P. Prinetto, and A. Trapanese</i> | |
| Scan Based Speed-Path Debug for a Microprocessor..... | 207 |
| <i>J. Zeng, R. Guo, W.-T. Cheng, M. Mateja, J. Wang, K.-H. Tsai, and K. Amstutz</i> | |

Fault Tolerance and Online Testing**213**

| | |
|--|-----|
| An Integrated Flow for the Design of Hardened Circuits on SRAM-based FPGAs | 214 |
| <i>C. Bolchini, A. Miele, C. Sandionigi, N. Battezzati, L. Sterpone, and M. Violante</i> | |

Fault Diagnosis**220**

| | |
|--|-----|
| Diagnosis of Failing Scan Cells through Orthogonal Response Compaction | 221 |
| <i>B. Benware, G. Mrugalski, A. Pogiel, J. Rajska, J. Solecki, and J. Tyszer</i> | |
| An Adaptive Tester Architecture for Volume Diagnosis..... | 227 |
| <i>P. Bernardi, M. Grosso, and M. Sonza Reorda</i> | |
| Diagnosis of Full Open Defects in Interconnect Lines with Fan-out | 233 |
| <i>R. Rodriguez-Montanes, D. Arumi, J. Figueras, S. Eichenberger, C. Hora, and B. Kruseman</i> | |

Posters**239**

| | |
|--|-----|
| Input Test Data Volume Reduction Based on Test Vector Chains | 240 |
| <i>I. Pomeranz and S. Reddy</i> | |
| On Measurement Uncertainty of ADC Nonlinearities in Oscillation-Based Test | 241 |
| <i>P. Mrak, A. Biasizzo, F. and Novak</i> | |

| | |
|--|-----|
| Fast Simulation Based Testing of Anti-Tearing Mechanisms for Small Embedded Systems | 242 |
| <i>J. Loinig, C. Steger, R. Weiss, and E. Haselsteiner</i> | |
| New Scan-Based Test Strategies for a Dependable Many-Core Processor Using NoC as a Test Access Mechanism | 243 |
| <i>X. Zhang, H. Kerkhoff, and B. Vermeulen</i> | |
| Design and Implementation of Automatic Test Equipment IP Module | 244 |
| <i>S. Fransi, G. L. Farre, L. G. Deiros, and S. B. Manich</i> | |
| Add-On Blocks and Algorithms For Improving Stimulus Compression | 245 |
| <i>N. Alawadhi, O. Sinanoglu, and M. Al-Mulla</i> | |
| Defect-Aware Nanocrossbar Logic Mapping using Bipartite Subgraph Isomorphism & Canonization | 246 |
| <i>S. Goren, H. F. Ugurdag, and O. Palaz</i> | |
| Hybrid Test Application in Hybrid Delay Scan Design | 247 |
| <i>Y. Yoshikawa, T. Nuwa, H. Ichihara, and T. Inoue</i> | |
| Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints | 248 |
| <i>S. Almukhaizim, S. Bunian, and O. Sinanoglu</i> | |
| Test Power Reduction in Compression-Based Reconfigurable Scan Architectures | 249 |
| <i>S. Almukhaizim, M. Gh. Mohammad, and M. Khajah</i> | |
| Multivariate Model for Test Response Analysis | 250 |
| <i>S. Krishnan and H. Kerkhoff</i> | |
| Robustness Evaluation and Improvements under Laser-based Fault Attacks of an AES Crypto-processor Implemented on a SRAM-Based FPGA | 251 |
| <i>G. Canivet, P. Maistri, R. Leveugle, F. Valette, J. Clediere, and M. Renaudin</i> | |
| Evaluation of Concurrent Error Detection Techniques on the Advanced Encryption Standard | 252 |
| <i>K. Bousselam, G. Di Natale, M.-L. Flottes, and B. Rouzeyre</i> | |
| Algorithm-Based Fault Tolerance for Many-Core Architectures | 253 |
| <i>C. Braun and H.-J. Wunderlich</i> | |
| A Diagnostic Test Generation System and a Coverage Metric | 254 |
| <i>Y. Zhang and V. Agrawal</i> | |
| A Shared BIST Optimization Methodology for Memory Test | 255 |
| <i>L. Zaourar, J. Alami Chentoufi, Y. Kieffer, A. Wenzel, and F. Grandvaux</i> | |
| Pipelined Parallel Test Structure for Mixed-Signal SoCs | 256 |
| <i>Y. Jin, H. Wan, Z. Lv, and S. Yang</i> | |
| Setting Test Conditions for Improving SRAM Reliability | 257 |
| <i>R. Alves Fonseca, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, and N. Badereddine</i> | |
| Configurable Fault-Tolerant Link for Inter-Die Communication in 3D On-Chip Networks | 258 |
| <i>V. Pasca, L. Anghel, C. Rusu, and M. Benabdenbi</i> | |
| Scan Cell Reordering to Minimize Peak Power during Test Cycle: A Graph Theoretic Approach | 259 |
| <i>J. T. Tudu, E. Larsson, V. Singh, and H. Fujiwara</i> | |
| Test Pattern Selection to Optimize Delay Test Quality with a Limited Size of Test Set | 260 |
| <i>M. Inoue, A. Takeuchi, T. Yoneda, H. Iwata, and H. Fujiwara</i> | |

| | |
|---|------------|
| Increasing Reliability of Programmable Mixed-Signal Systems by Applying Design Diversity Redundancy | 261 |
| <i>G. de M. Borges, L. F. Gonçalves, T. R. Balen, and M. S. Lubaszewski</i> | |
| Current-Based Testable Design of Level Shifters in Liquid Crystal Display Drivers | 262 |
| <i>M. Hashizume, K. Nakaminami, H. Yotsuyanagi, K. Nakajima, K. Kinoshita</i> | |
| A Multi-Mode MEMS Sensor Design to support System Test and Health & Usage Monitoring Applications | 263 |
| <i>Z. Xu, A. Richardson, D. Koltsov, L. Li, M. Begbie, and C. Wang</i> | |
| A New Built-In IDDQ Testing Method Using Programmable BICS..... | 264 |
| <i>S. Maltabas, O. K. Ekekon, and M. Margala</i> | |
| F gyev' Hkngt'hqt'Cngtpcvg'TH'Vguv@oooooooooooooooooooooooo..... | 267 |
| <i>J 0Utcwkj qrqwnqu.'WOkt.'GOCect and WQ/gx</i> | |
| Author Index | 271 |