

2007 ACM/IEEE International Symposium on Low Power Electronics and Design

(ISLPED 2007)

**Portland, Oregon, USA
27 – 29 August 2007**



**IEEE Catalog Number: CFP07LOW-PRT
ISBN: 978-1-4244-8635-9**

TABLE OF CONTENTS

Keynote Talk: Nanotechnology for Low-Power and High-Speed Nanoelectronics Applications	1
<i>R. Chau</i>	
Compact Modeling of Carbon Nanotube Transistor for Early Stage Process-Design Exploration	2
<i>A. Balijepalli, S. Sinha, Y. Cao</i>	
A Floating-Body Dynamic Supply Boosting Technique for Low-Voltage PD/SOI CMOS SRAM	8
<i>R. Joshi, R. Kanj, K. Kim, R. Williams, C. Chuang</i>	
Low Power FPGA Design Using Hybrid CMOS-NEMS Approach	14
<i>Y. Zhou, S. Thekkel, S. Bhunia</i>	
Design and Analysis of Thin-BOX FD/SOI Devices for Low-Power and Stable SRAM in sub-50nm Technologies	20
<i>S. Mukhopadhyay, K. Kim, C. Chuang</i>	
Clocking Structures and Power Analysis for Nanomagnet-Based Logic Devices	26
<i>M.T. Niemier, X.S. Hu, M. Alam, G. Bernstein, W. Porod, M. Putney, J. DeAngelis</i>	
Energy Efficient Near-threshold Chip Multi-processing	32
<i>B. Zhai, R.G. Dreslinski, D. Blaauw, T. Mudge, D. Sylvester</i>	
Analysis of Dynamic Voltage/Frequency Scaling in Chip-Multiprocessors	38
<i>S. Herbert, D. Marculescu</i>	
Evaluating Design Tradeoffs in On-Chip Power Management for CMPs	44
<i>J. Sharkey, A. Buyuktosunoglu, P. Bose</i>	
Impact of Die-to-Die and Within-Die Parameter Variations on the Throughput Distribution of Multi-Core Processors	50
<i>K.A. Bowman, A.R. Alameldeen, S.T. Srinivasan, C.B. Wilkerson</i>	
A Reusability-Aware Cache Memory Sharing Technique for High-Performance Low-Power CMPs with Private L2 Caches	56
<i>S. Youn, H. Kim, J. Kim</i>	
Dual Signal Frequencies and Voltage Levels for Low Power and Temperature-Gradient Tolerant Clock Distribution	62
<i>S.A. Tawfik, V. Kursun</i>	
A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect	68
<i>J. Seo, D. Sylvester, D. Blaauw, H. Kaul, R. Krishnamurthy</i>	
Low-Power Process-Variation Tolerant Arithmetic Units Using Input-Based Elastic Clocking	74
<i>D. Mohapatra, G. Karakonstantis, K. Roy</i>	
Sleep Transistor Sizing and Control for Resonant Supply Noise Damping	80
<i>J. Gu, H. Eom, C.H. Kim</i>	
Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits	86
<i>J.C. Ku, Y. Ismail</i>	
Post-Placement Leakage Optimization for Partially Dynamically Reconfigurable FPGAs	92
<i>C. Li, P. Yuh, C. Yang, Y. Chang</i>	
Power Optimal MTCMOS Repeater Insertion for Global Buses	98
<i>H. Fatemi, B. Amelifard, M. Pedram</i>	
Timing-Driven Row-Based Power Gating	104
<i>A. Sathanur, A. Pullini, L. Benini, A. Macii, E. Macii, M. Poncino</i>	
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation	110
<i>A.B. Kahng, S. Muddu, P. Sharma</i>	
Early Power Grid Verification Under Circuit Current Uncertainties	116
<i>I.A. Ferzli, F.N. Najm, L. Kruse</i>	
Special Session: Future of On-Chip Interconnection Architecture	122
<i>S. Borkar, B. Dally</i>	
Towards a Software Approach to Mitigate Voltage Emergencies	123
<i>M.S. Gupta, K.K. Rangan, M.D. Smith, G. Wei, D. Brooks</i>	
Improving Disk Reuse for Reducing Power Consumption	129
<i>M. Kandemir, S.W. Son, M. Karakoy</i>	
PVS: Passive Voltage Scaling for Wireless Sensor Networks	135
<i>Y. Cho, Y. Kim, N. Chang</i>	
A Programming Environment with Runtime Energy Characterization for Energy-Aware Applications	141
<i>C. Xian, Y. Lu, Z. Li</i>	

A Process Variation Aware Low Power Synthesis Methodology for Fixed-point FIR Filters	147
<i>N. Banerjee, J.H. Choi, K. Roy</i>	
Voltage- and ABB-Island Optimization in High Level Synthesis	153
<i>D. Helms, O. Meyer, M. Hoyer, W. Nebel</i>	
Power-Optimal RTL Arithmetic Unit Soft-Macro Selection Strategy for Leakage-Sensitive Technologies	159
<i>M. Simone, B. Davide, M. Enrico</i>	
Power Signal Processing: A New Perspective for Power Analysis and Optimization	165
<i>Q. Zhou, L. Zhong, K. Mohanram</i>	
A 160 mV, Fully Differential, Robust Schmitt Trigger Based Sub-threshold SRAM	171
<i>J.P. Kulkarni, K. Kim, K. Roy</i>	
A Low-Power SRAM Using Bit-Line Charge-Recycling Technique	177
<i>K. Kim, H. Mahmoodi, K. Roy</i>	
Minimizing Power Dissipation during Write Operation to Register Files	183
<i>K. Patel, W. Lee, M. Pedram</i>	
An On-Chip NBTI Sensor for Measuring PMOS Threshold Voltage Degradation	189
<i>J. Keane, T. Kim, C.H. Kim</i>	
Variable-latency Adder (VL-Adder): New Arithmetic Circuit Design Practice to Overcome NBTI	195
<i>Y. Chen, H. Li, J. Li, C. Koh</i>	
Throughput of Multi-core Processors Under Thermal Constraints	201
<i>R. Rao, S. Vrudhula, C. Chakrabarti</i>	
Dynamic Voltage Frequency Scaling for Multi-tasking Systems Using Online Learning	207
<i>G. Dhiman, T.S. Rosing</i>	
Thermal-aware Task Scheduling at the System Software Level	213
<i>J. Choi, C. Cher, H. Franke</i>	
Thermal Response to DVFS: Analysis with an Intel Pentium M	219
<i>H. Hanson, K. Rajamani, S.W. Keckler, F. Rawson, S. Ghiasi, J. Rubio</i>	
Approximation Algorithms for Power Minimization of Earliest Deadline First and Rate Monotonic Schedules	225
<i>S. Zhang, K.S. Chatha, G. Konjevod</i>	
Plenary Talk I: The Parallel Computing Landscape: A Berkeley View	231
<i>D. Patterson</i>	
Low Power Soft-Output Signal Detector Design for Wireless MIMO Communication Systems	232
<i>S. Chen, T. Zhang</i>	
A Low Power Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG for Mobile Devices	238
<i>J. Woo, J. Sohn, H. Kim, J. Jeong, E. Jeong, S.J. Lee, H. Yoo</i>	
An Architecture For Energy Efficient Sphere Decoding	244
<i>R. Jenkal, R. Davis</i>	
On the Selection of Arithmetic Unit Structure in Voltage Overscaled Soft Digital Signal Processing	250
<i>Y. Liu, T. Zhang</i>	
Low-power H.264/AVC Baseline Decoder for Portable Applications	256
<i>K. Xu, C.S. Choy</i>	
A 0.4-V UWB Baseband Processor	262
<i>V. Sze, A.P. Chandrakasan</i>	
Resource Area Dilation to Reduce Power Density in Throughput Servers	268
<i>M.D. Powell, T.N. Vijaykumar</i>	
Locality-Driven Architectural Cache Sub-banking for Leakage Energy Reduction	274
<i>O. Golubeva, M. Loghi, E. Macii, M. Poncino</i>	
A Multi-Model Power Estimation Engine for Accuracy Optimization	280
<i>F. Klein, G. Araujo, R. Azevedo, R. Leao, L.CV. Dos Santos</i>	
A Fast-Transient Over-Sampled Delta-Sigma Adaptive DC-DC Converter for Power-Efficient Noise-Sensitive Devices	286
<i>M. Song, D. Ma</i>	
High-Efficiency Synchronous Dual-Output Switched-Capacitor DC-DC Converter with Digital State Machine Control	292
<i>S. Han, X. Wu, Y. Liu</i>	
A Micro Power Management System and Maximum Output Power Control for Solar Energy Harvesting Applications	298
<i>H. Shao, C. Tsui, W. Ki</i>	

Advanced Thermal Sensing Circuit and Test Techniques Used in a High Performance 65nm Processor	304
<i>D.E. Duarte, G. Taylor, K.L. Wong, U. Mughal, G. Geannopoulos</i>	
Single Inductor, Multiple Input, Multiple Output (SIMIMO) Power Mixer-Charger-Supply System	310
<i>M. Chen, G.A. Rincon-Mora</i>	
Vibration Energy Scavenging and Management for Ultra Low Power Applications	316
<i>L. Chao, C. Tsui, W. Ki</i>	
Energy Management of DVS-DPM Enabled Embedded Systems Powered by Fuel Cell-Battery Hybrid Source	322
<i>J. Zhuo, C. Chakrabarti, N. Chang</i>	
Design of an Efficient Power Delivery Network in an SoC to Enable Dynamic Power Management	328
<i>B. Amelifard, M. Pedram</i>	
Energy-Efficient and Performance-Enhanced Disks Using Flash-Memory Cache	334
<i>J. Hsieh, T. Kuo, P. Wu, Y. Huang</i>	
SAPP: Scalable and Adaptable Peak Power Management in NoCs	340
<i>P.S. Bhojwani, J.D Lee, R.N. Mahapatra</i>	
Plenary Talk II: All Watts Considered	346
<i>L.A. Barroso</i>	
A 65-nm Pulsed Latch with a Single Clocked Transistor	347
<i>M. Saint-Laurent, B. Mohammad, P. Bassett</i>	
A Methodology for Analysis and Verification of Power Gated Circuits with Correlated Results	351
<i>A. Sarkar, S. Lin, K. Wang</i>	
V_T Balancing and Device Sizing Towards High Yield of Sub-threshold Static Logic Gates	355
<i>Y. Pu, J.P. De Gyvez, H. Corporaal, Y. Ha</i>	
Power-Efficient LDPC Code Decoder Architecture	359
<i>K. Shimizu, N. Togawa, T. Ikenaga, S. Goto</i>	
A Low-Power CSCD Asynchronous Viterbi Decoder for Wireless Applications	363
<i>M. Kawokgy, C.A.T. Salama</i>	
Reducing Cache Energy Consumption by Tag Encoding in Embedded Processors	367
<i>M. Zhang, X. Chang, G. Zhang</i>	
On Reducing Energy-Consumption by Late-Inserting Instructions into the Issue Queue	371
<i>E. Morancho, J.M. Llaberia, A. Olive</i>	
Power-Aware Operand Delivery	375
<i>E. Gunadi, M.H. Lipasti</i>	
On the Latency, Energy and Area of Checkpointed, Superscalar Register Alias Tables	379
<i>E. Safi, P. Akl, A. Moshovos, A. Veneris, A. Arapoyianni</i>	
Adaptive Analog Biasing - A Robustness-Enhanced Low-Power Technique for Analog Baseband Design	383
<i>Z. Wang</i>	
Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Model for CMOS Logic Gates with Scaled Supply Voltage	387
<i>M. Hwang, S. Jung, K. Roy</i>	
Electromigration and Voltage Drop Aware Power Grid Optimization for Power Gated ICs	391
<i>A. Todri, S. Chang, M. Marek-Sadowska</i>	
Reducing Display Power in DVS-enabled Handheld Systems	395
<i>J. Min, H. Cha</i>	
Multicasting based Topology Generation and Core Mapping for a Power Efficient Networks-on-Chip	399
<i>B. Sethuraman, R. Vemuri</i>	
Phase-aware Adaptive Hardware Selection for Power-efficient Scientific Computations	403
<i>K. Malkowski, P. Raghavan, M. Kandemir, M.J. Irwin</i>	
Signoff Power Methodology for Contactless Smartcards	407
<i>J. Mercier, C. Dufaza, M. Lisart</i>	
An ILP Based Approach to Reducing Energy Consumption in NoC Based CMPs	411
<i>O. Ozturk, M. Kandemir, S.W. Son</i>	
Author Index	