

2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits

(IPFA 2010)

**Singapore
5 – 9 July 2010**



**IEEE Catalog Number: CFP10777-PRT
ISBN: 978-1-4244-5596-6**

TABLE OF CONTENTS

3-D ICs: Motivation, Performance Analysis, Technology and Applications	1
<i>K.C. Saraswat</i>	
Photovoltaics: From Alternative Energy to Mature Industry	7
<i>R.A. Steeman</i>	
FIB Sample Preparation for TEM Failure Analysis of Advanced Devices	11
<i>J. Zhu, Q.X. Wang, C.Q. Chen, S.P. Neo, A.Y. Du, Y.N. Hua</i>	
FIB Process for Selective and Clean Etching Copper in High Aspect Ratio Holes	16
<i>V.V. Makarov, L.Y. Krasnobaev, K.V. Makarov, P. Gounet</i>	
Threshold Voltage Shift in FIB Circuit Edit of Embedded Flash Device	20
<i>J.C. Yeoh, K.C. Chong, A.R. Khairizam, M.I. Sim, M.c. Lee, S. Li</i>	
Electrical Instabilities and Low-Frequency Noise in InGaZnO Thin Film Transistors	24
<i>J. lee, H. Kwon, H. Shin, B. Park, Y.J. Park</i>	
ESD Protection Design for Low Trigger Voltage and High Latch-up Immunity	31
<i>J. Tseng, C. Hsu, C. Tsai, Y. Liao, M. Ker</i>	
ESD Protection Design with Lateral DMOS Transistor in 40-V BCD Technology	35
<i>C. Wang, M. Ker, T. Tang, K. Su</i>	
Study of Turn-on Characteristics of SCRs for ESD Protection with TDR-O and TDR-S TLPs	39
<i>M. Huo, Y. Han, Y. Li, B. Song, J. Liou, S. Dong, K. Ding, W. Guo, D. Huang, M. Li, F. Ma, M. Miao</i>	
The Influence Of Decoupling Capacitor On The Discharge Behavior Of Fully Silicided Power-Clamped Device Under HBM ESD Event	47
<i>J. Lee, J.R. Shih, H.P. Kuan, K. Wu</i>	
The Correlation of Capacitance-Voltage Hysteresis Measurements with Performance During Accelerated Lifetime Testing of Polycrystalline Thin Film Solar Cells	52
<i>D.S. Albin</i>	
Novel Fault Localization Approach For ATPG / Scan-Fault Failures in Complex Sub-Nano FPGA/ASIC Debugging	58
<i>L.L. Goh</i>	
Defect Localization Using Photon Emission Microscopy Analysis with the Combination of OBIRCH Analysis	62
<i>C. Wu, L. Zhai, W. Wang, G. Song, J. Li, J. Yu, M. Motohiko</i>	
Absorbed-specimen Current Imaging Implementation and Characterization in Nano-Prober for Resistive Interconnects Isolation in 45-nm Silicon-on-Insulator Microprocessors	68
<i>Y. Chen, S. Lim, N. Vinod, J.M. Chin</i>	
Physical Failure Analysis Cases by Electron Beam Absorbed Current & Electron Beam Induced Current Detection on Nano-Probing SEM System	73
<i>W.P. Lin, H.J. Chang</i>	
Improved Reliability of Copper Interconnects Using Alloying	77
<i>J.P. Gambino</i>	
Advanced Direct Contact Via (DCV) Process with Ta/TaN/Ta Tri-layer Barrier for Advanced BEOL Dual Damascene Cu Interconnects	84
<i>F.X. Deng, D.H. Zhang, H. Liao, H. Hu</i>	
Ultra-Low-k Porous SiCOH Dielectric Degradation Process Before Breakdown	88
<i>T. Breuer, U. Kerst, C. Boit, E. Langer, H. Ruelke</i>	
Current Stressing Effects on the Reliability of Cu Pillar Bump with Shallow Solder	94
<i>B. Kim, M. Jeong, J. Kim, K. Lee, J. Kim, Y. Park, O. Song, Y. Joo</i>	
Failure Analysis of Die Crack in Lidless Packages	98
<i>F.J. Foo, M.C. Ong, M.Y. Tay</i>	
Topography and Deformation Measurement and FE Modeling Applied to Substrate-Mounted Large Area Wafer-Level Packages (Including Stacked Dice and TSVs)	103
<i>M. Hertl, S. Carniello, C. Cassidy</i>	
Failure Analysis of A Low Yield Mixed-Signal Product due to Deep-Nwell Fabrication Process Marginality	108
<i>A.K.Y. Chin, P.H. Seah, F.L. Chow, C.Q. Koh, C.C. Heng</i>	
Failure Analysis Methodology for Gate Oxide Breakdown Induced by PID	113
<i>D. Zhu, S.K. Loh, S.P. Neo, G.B. Ang</i>	
Charge Trapping Characteristics of HfYO_x Gate Dielectrics on SiGe	117
<i>S. Mallik, C. Mahata, M.K. Hota, C.K. Sarkar, C.K. Maiti</i>	

Reliability and Breakdown Characteristics of HfO₂-based GaAs Metal-oxide-semiconductor Capacitors with a Thin Si Interface Layer	122
<i>T. Das, C. Mahata, G.K. Dalapati, D. Chi, G. Sutradhar, P.K. Bose, C.K. Maiti</i>	
The Instability of n-Type LTPS TFTs Alternately Operated in OFF Region with Drain Biased	126
<i>H. Liu, S. Chiou, F. Wang</i>	
Oxide Traps in MOS Transistors: Semi-Automatic Extraction of Trap Parameters from Time Dependent Defect Spectroscopy	130
<i>P.J. Wagner, T. Grasser, H. Reisinger, B. Kaczer</i>	
Analysis of Worst-Case Hot-Carrier Conditions for High Voltage Transistors Based on Full-Band Monte-Carlo Simulations	135
<i>I.A. Starkov, S.E. Tyaginov, O. Triebel, J. Cervenká, C. Jungemann, S. Carniello, J.M. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, T. Grasser</i>	
Optical Induce Tungsten Plug Corrosion in CMP Process	141
<i>R. Chiu, J. Higgins, S. Ying, Y. Liu, B. Dick, B. Peterson, O. Nyi, W. Chung</i>	
Hydrostatic Stress in Cu Damascene Interconnects	146
<i>G.J. Yuan, L. Chen</i>	
Electrical Properties and Thermal Stability of Ta/TaN/SiCN Tri-layer Barrier	151
<i>L.Y. Yang, D.H. Zhang, F.X. Deng, C.Y. Li</i>	
Cu-Al IMC Micro Structure Study in Cu Wire Bonding With TEM	154
<i>Y.Y. Tan, F.K. Yong</i>	
Mechanical Characterization of Copper based Metallizations with different Via-Bottom Geometries	158
<i>J. Ciptokusumo, K. Weide-Zaage, O. Aubel</i>	
Electromigration Anisotropy and Mechanical Stress in Modern Copper Interconnect	163
<i>H. Ceric, R.L. De Orío, S. Selberherr</i>	
Disparate Tendency of Stress Evolution of Thin and Thick Electroplated Cu Films at Room Temperature	167
<i>R. Huang, W. Robl, G. Dehm, H. Ceric, T. Detzel</i>	
Degradation Behavior of TaYO_x-based Metal-Insulator-Metal Capacitors	173
<i>M.K. Hota, C. Mahata, S. Mallik, C.K. Sarkar, C.K. Maiti</i>	
Thermal Characteristics of an Advanced bMPI-based 1T-DRAM Cell	177
<i>C. Chen, J. Lin, Y. Eng, H. Chiu, T. Chang, Y. Fan, Y. Chang, K. Lu, C. Tai</i>	
Study of Annealing Condition of INSBN Alloys Fabricated by Ion Implantation	181
<i>X.Z. Chen, D.H. Zhang, Y. Wang, Y.J. Jin, J.H. Li, F.X. Deng, S. Zhang</i>	
Stability of a-Si Thin Film Transistors Under Negative Gate Bias Stress	185
<i>D. Zhou, M. Wang, H. Li, J. Zhou</i>	
CDM ESD Protection Design With Initial-On Concept in Nanoscale CMOS Process	189
<i>C. Lin, M. Ker</i>	
Design Analysis of Novel Substrate-triggered GGNMOS in 65nm CMOS Process	193
<i>B. Song, Y. Han, M. Li, J.J. Liou, S. Dong, W. Guo, D. Huang, F. Ma, M. Miao</i>	
Characterization of Transient Behavior and Failure Mechanism of Polysilicon-Bound Diode under CDM-like Very-fast Transmission Line Pulsing	197
<i>Y. Li, J.J. Liou, W. Liu</i>	
Evaluation of Nanowire Field-effect Transistors for Electrostatic Discharge (ESD) Applications	202
<i>W. Liu, J.J. Liou, Y. Li, J. Chung, Y.H. Jeong</i>	
Simple but Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays	207
<i>J. Wu, T. Lei, T. Srikanthan</i>	
Reliability and Failure Analysis in Designing a Typical Operation Amplifier	211
<i>W.L. Chang, J.Y. Luo, Y. Qi, B. Wang</i>	
Orientation and Recrystallization of Grain Evolution in CSP Package on Board with Different Low Ag Solder	215
<i>C. Yu, G. Chang, T. Shao, C. Chen, J. Lee, T. Nylese</i>	
The Analysis of Failure Rate and Reliability Test for LED Based General Lighting	219
<i>S.H. Park, K.H. Kim, Y.C. Ryu, Y.C. Lee, S.H. Lim, Y.I. Cho, N. Hwang</i>	
Layout Debugging Demonstration by FIB Circuit Edit	221
<i>P.F. Chou, C.M. Tsai, Y.H. Shu</i>	
Physical Failure Analysis of Package Qualification for New Product and Process	225
<i>Y. Lin, H. Chang</i>	
Flip-chip Package Soft Failure Analysis and Case Studies Using Time Domain Reflectometry	229
<i>L. Cao, L. Tran, A.R. Prabhu, M.Y. Tay</i>	
How Do Power Supply Voltage, Pixel Dwell Time and Test Program Duration Affect the Accuracy of Soft Defect Localization Technique	233
<i>C. Wu, L. Zhai, M. Motohiko, H. Ma, W. Wang, John Liu, Jonathon Liu</i>	

Applications of C-AFM Analysis Techniques at Advanced IC on SRAM Soft Failure	237
<i>H.B. Zhang, W.L.C. Hoe, R. De Lin, W.T. Leong</i>	
Advanced Failure Analysis of Photon Emission on FEOL Failing of 45nm Technology Node	241
<i>C. Chen, A.G. Boon, N.H. Peng, Y.K. Hong, Q. Wang</i>	
Study of Ion Beam Damage on FIB Prepared TEM Samples	245
<i>L.J. Tang, Y.J. Zhang, M. Bosman, J. Woo</i>	
An Overview of Physical Analysis of Nanosize Conductive Path in Ultrathin SiON and High-k Gate Dielectrics in Nanoelectronic Devices	249
<i>K.L. Pey, X. Wu, W.H. Liu, X. Li, N. Raghavan, K. Shubhakar, M. Bosman</i>	
Quantitative Strain Analysis for Advanced CMOS Technology by Nano Beam Diffraction	261
<i>Q.W. Wang, J. Zhu, A.Y. Du, J.P. Liu, Y.N. Hua</i>	
Influence of Copper Contamination on Contact Quality between Gold Wire and Nickel-Palladium Bond Pad through X-ray Photoelectron Spectroscopy	264
<i>L.F. Lew, A.N.L. Lau</i>	
In-Situ Polyimide Removal Using Modified Dual Acid Decapsulator	268
<i>C. Ramachandra, S.K. Dash, M. Ravindra, A.M. Khan, B.M. Sweety, U.G. Chandan, D. Jaypal</i>	
Temperature Control with a Thermoelectric Cooler (TEC) during Laser Decapsulation of Plastic Packages	271
<i>H.B. Kor, A.C.K. Chang, C.L. Gan</i>	
300mm Wafer Atomic Force Probe Characterization Methodology	277
<i>T. Kane</i>	
Determination of the Local Electric Field Strength Near Electric Breakdown	280
<i>T. Geinzer, R. Heiderhoff, J.C.H. Phang, L.J. Balk</i>	
Electrical Characterization of Contact Level PVC (Passive Voltage Contrast) Test Using a Nanoprober	286
<i>S. Han, S. Cho, J. Choi, J. Han, S. Hah</i>	
Combining High Resolution Pulsed TIVA and Nanoprobing Techniques to Identify Drive Strength Issues in Mixed Signal Circuits	290
<i>V.K. Ravikummar, M.Y. Ho, R.R. Goruganthu, S.L. Phoa, V. Narang, J.M. Chin</i>	
Component Failure Analysis Using Neutron Beam Test	294
<i>T. Gaitonde, S. Wen, R. Wong, M. Warriner</i>	
Reliability Qualification of Photovoltaic Smart Panel Electronics	299
<i>P. Chaparala, E. Li, S. Bhola</i>	
Stochastic Modeling of the Resistive Switching Mechanism in Oxide-Based Memory	303
<i>A. Makarov, V. Sverdlov, S. Selberherr</i>	
Substrate Current and Its Correlation with Degradation of Poly-Si Thin Film Transistors	307
<i>L. Lu, M. Wang, M. Wong</i>	
Instability of p-Channel Poly-Si Thin-Film Transistors under Dynamic Negative Bias Temperature Stress	311
<i>J. Zhou, M. Wang, M. Wong</i>	
A 3-D Simulation Study of A Novel Vertical MOSFET with Source Tied (STVMOS)	315
<i>C. Tai, J. Lin, Y. Eng, K. Lu, C. Chen, Y. Chang, Y. Fan</i>	
Characterization of Oxide Traps by RTN Measurement in MOSFETs and Memory Devices	321
<i>H. Shin, B. Oh</i>	
Localized Degradation and Breakdown Study of Cerium-oxide High-k Gate Dielectric Material Using Scanning Tunneling Microscopy	326
<i>K. Shubhakar, K.L. Pey, S.S. Kushvaha, S.J. O'Shea, M. Bosman, M. Kouda, K. Kakushima, H. Iwai</i>	
Hot Carrier Stress Induced Negative Differential Resistance in the Output Characteristic of Poly-Si TFTs	331
<i>C. Hu, M. Wang, M. Xu</i>	
Hot-Carrier Degradation Modeling Using Full-Band Monte-Carlo Simulations	335
<i>S.E. Tyaginov, I.A. Starkov, O. Triebel, J. Cervenka, C. Jungemann, S. Carniello, J.M. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, T. Grasser</i>	
Characterization of Hot Carrier Degradation in n-Type Poly-Si TFTs under Dynamic Drain Pulse Stress with DC Gate Bias	340
<i>M. Zhang, M. Wang, X. Lu, M. Wong</i>	
Facing More than Moore, Is Magnetic Microscopy the New Swiss Knife for 3D Defect Localization in SIP?	344
<i>P. Perdu, F. Infante</i>	
Non-destructive Defect Depth Determination at Fully Packaged and Stacked Die Devices Using Lock-in Thermography	352
<i>C. Schmidt, F. Altmann, R. Schlangen, H. Deslandes</i>	

A New FA Method Used for OTP Disturbance Failure	357
<i>C. Chen, A.G. Boon, A. Teo, N.S. Ping, Q. Wang</i>	
How Could Device Security Against Unauthorized Internal Chip Access be Married with Design For Testability?	361
<i>P. Jacob</i>	
Author Index	