2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits

(IPFA 2010)

Singapore
5 – 9 July 2010

IEEE Catalog Number: CFP10777-PRT
ISBN: 978-1-4244-5596-6

TABLE OF CONTENTS

3-D ICs: Motivation, Performance Analysis, Technology and Applications ... 1
K.C. Saraswat

Photovoltaics: From Alternative Energy to Mature Industry ... 7
R.A. Steeman

FIB Sample Preparation for TEM Failure Analysis of Advanced Devices ... 11
J. Zhu, Q.X. Wang, C.Q. Chen, S.P. Neo, A.Y. Du, Y.N. Hua

FIB Process for Selective and Clean Etching Copper in High Aspect Ratio Holes ... 16
V.V. Makarov, L.Y. Krasnobaev, K.V. Makarov, P. Gounet

Threshold Voltage Shift in FIB Circuit Edit of Embedded Flash Device ... 20
J.C. Yeoh, K.C. Chong, A.R. Khairizam, M.I. Sim, M.c. Lee, S. Li

Electrical Instabilities and Low-Frequency Noise in InGaZnO Thin Film Transistors ... 24
J. lee, H. Kwon, H. Shin, B. Park, Y.J. Park

ESD Protection Design for Low Trigger Voltage and High Latch-up Immunity ... 31
J. Tseng, C. Hsu, C. Tsai, Y. Liao, M. Ker

ESD Protection Design with Lateral DMOS Transistor in 40-V BCD Technology ... 35
C. Wang, M. Ker, T. Tang, K. Su

Study of Turn-on Characteristics of SCRs for ESD Protection with TDR-O and TDR-S TLPs ... 39
M. Huo, Y. Han, Y. Li, B. Song, J. Liou, S. Dong, K. Ding, W. Guo, D. Huang, M. Li, F. Ma, M. Miao

The Influence Of Decoupling Capacitor On The Discharge Behavior Of Fully Silcided Power-Clamped Device Under HBM ESD Event ... 47
J. Lee, J.R. Shih, H.P. Kuan, K. Wu

The Correlation of Capacitance-Voltage Hysteresis Measurements with Performance During Accelerated Lifetime Testing of Polycrystalline Thin Film Solar Cells ... 52
D.S. Albin

Novel Fault Localization Approach For ATPG / Scan-Fault Failures in Complex Sub-Nano FPGA/ASIC Debugging ... 58
L.L. Goh

Defect Localization Using Photon Emission Microscopy Analysis with the Combination of OBIRCH Analysis ... 62
C. Wu, L. Zhai, W. Wang, G. Song, J. Li, J. Yu, M. Motohiko

Absorbed-specimen Current Imaging Implementation and Characterization in Nano-Prober for Resistive Interconnects Isolation in 45-nm Silicon-on-Insulator Microprocessors ... 68
Y. Chen, S. Lim, N. Vinod, J.M. Chin

Physical Failure Analysis Cases by Electron Beam Absorbed Current & Electron Beam Induced Current Detection on Nano-Probing SEM System ... 73
W.P. Lin, H.J. Chang

Improved Reliability of Copper Interconnects Using Alloying ... 77
J.P Gambino

Advanced Direct Contact Via (DCV) Process with Ta/TaN/Ta Tri-layer Barrier for Advanced BEOL Dual Damascene Cu Interconnects ... 84
F.X. Deng, D.H. Zhang, H. Liao, H. Hu

Ultra-Low-k Porous SiCOH Dielectric Degradation Process Before Breakdown ... 88
T. Breuer, U. Kerst, C. Boit, E. Langer, H. Ruelke

Current Stressing Effects on the Reliability of Cu Pillar Bump with Shallow Solder ... 94
B. Kim, M. Jeong, J. Kim, K. Lee, J. Kim, Y. Park, O. Song, Y. Joo

Failure Analysis of Die Crack in Lidless Packages ... 98
F.J. Foo, M.C. Ong, M.Y. Tay

Topography and Deformation Measurement and FE Modeling Applied to Substrate-Mounted Large Area Wafer-Level Packages (Including Stacked Dice and TSVs) ... 103
M. Hertl, S. Carniello, C. Cassidy

Failure Analysis of A Low Yield Mixed-Signal Product due to Deep-Nwell Fabrication Process Marginality ... 108
A.K.Y. Chin, P.H. Seah, F.L. Chow, C.Q. Koh, C.C. Heng

Failure Analysis Methodology for Gate Oxide Breakdown Induced by PID ... 113
D. Zhu, S.K. Loh, S.P. Neo, G.B. Ang

Charge Trapping Characteristics of $HfYO_x$ Gate Dielectrics on SiGe ... 117
S. Mallik, C. Mahata, M.K. Hota, C.K. Sarkar, C.K. Maiti

Reliability and Breakdown Characteristics of HfO_2-based GaAs Metal-oxide-semiconductor Capacitors with a Thin Si Interface Layer 122
T. Das, C. Mahata, G.K. Dalapati, D. Chi, G. Sutradhar, P.K. Bose, C.K. Maiti

The Instability of n-Type LTPS TFTs Alternately Operated in OFF Region with Drain Biased 126
H. Liu, S. Chiou, F. Wang

Oxide Traps in MOS Transistors: Semi-Automatic Extraction of Trap Parameters from Time Dependent Defect Spectroscopy 130
P.J. Wagner, T. Grasser, H. Reisinger, B. Kaczer

Analysis of Worst-Case Hot-Carrier Conditions for High Voltage Transistors Based on Full-Band Monte-Carlo Simulations 135
I.A. Starkov, S.E. Tyaginov, O. Triebl, J. Cervenka, C. Jungemann, S. Carniello, J.M. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, T. Grasser

Optical Induce Tungsten Plug Corrosion in CMP Process 141
R. Chiu, J. Higgins, S. Ying, Y. Liu, B. Dick, B. Peterson, O. Nyi, W. Chung

Hydrostatic Stress in Cu Damascene Interconnects 146
G.J. Yuan, L. Chen

Electrical Properties and Thermal Stability of Ta/TaN/SiCN Tri-layer Barrier 151
L.Y. Yang, D.H. Zhang, F.X. Deng, C.Y. Li

Cu-Al IMC Micro Structure Study in Cu Wire Bonding With TEM 154
Y.Y. Tan, F.K. Yong

Mechanical Characterization of Copper based Metallizations with different Via-Bottom Geometries 158
J. Ciptokusumo, K. Weide-Zaage, O. Aubel

Electromigration Anisotropy and Mechanical Stress in Modern Copper Interconnect 163
H. Ceric, R.L. De Orio, S. Selberherr

Disparate Tendency of Stress Evolution of Thin and Thick Electroplated Cu Films at Room Temperature 167
R. Huang, W. Robl, G. Dehm, H. Ceric, T. Detzel

Degradation Behavior of $TaYO_x$-based Metal-Insulator-Metal Capacitors 173
M.K. Hota, C. Mahata, S. Mallik, C.K. Sarkar, C.K. Maiti

Thermal Characteristics of an Advanced bMPI-based 1T-DRAM Cell 177
C. Chen, J. Lin, Y. Eng, H. Chiu, T. Chang, Y. Fan, Y. Chang, K. Lu, C. Tai

Study of Annealing Condition of INSBN Alloys Fabricated by Ion Implantation 181
X.Z. Chen, D.H. Zhang, Y. Wang, Y.J. Jin, J.H. Li, F.X. Deng, S. Zhang

Stability of a-Si Thin Film Transistors Under Negative Gate Bias Stress 185
D. Zhou, M. Wang, H. Li, J. Zhou

CDM ESD Protection Design With Initial-On Concept in Nanoscale CMOS Process 189
C. Lin, M. Ker

Design Analysis of Novel Substrate-triggered GGNMOS in 65nm CMOS Process 193
B. Song, Y. Han, M. Li, J.J. Liou, S. Dong, W. Guo, D. Huang, F. Ma, M. Miao

Characterization of Transient Behavior and Failure Mechanism of Polysilicon-Bound Diode under CDM-like Very-fast Transmission Line Pulsing 197
Y. Li, J.J. Liou, W. Liu

Evaluation of Nanowire Field-effect Transistors for Electrostatic Discharge (ESD) Applications 202
W. Liu, J.J. Liou, Y. Li, J. Chung, Y.H. Jeong

Simple but Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays 207
J. Wu, T. Lei, T. Srikanthan

Reliability and Failure Analysis in Designing a Typical Operation Amplifier 211
W.L. Chang, J.Y. Luo, Y. Qi, B. Wang

Orientation and Recrystallization of Grain Evolution in CSP Package on Board with Different Low Ag Solder 215
C. Yu, G. Chang, T. Shao, C. Chen, J. Lee, T. Nylese

The Analysis of Failure Rate and Reliability Test for LED Based General Lighting 219
S.H. Park, K.H. Kim, Y.C. Ryu, Y.C. Lee, S.H. Lim, Y.I. Cho, N. Hwang

Layout Debugging Demonstration by FIB Circuit Edit 221
P.F. Chou, C.M. Tsai, Y.H. Shu

Physical Failure Analysis of Package Qualification for New Product and Process 225
Y. Lin, H. Chang

Flip-chip Package Soft Failure Analysis and Case Studies Using Time Domain Reflectometry 229
L. Cao, L. Tran, A.R. Prabhu, M.Y. Tay

How Do Power Supply Voltage, Pixel Dwell Time and Test Program Duration Affect the Accuracy of Soft Defect Localization Technique 233
C. Wu, L. Zhai, M. Motohiko, H. Ma, W. Wang, John Liu, Jonathon Liu

Applications of C-AFM Analysis Techniques at Advanced IC on SRAM Soft Failure 237
H.B. Zhang, W.L.C. Hoe, R. De Lin, W.T. Leong

Advanced Failure Analysis of Photon Emission on FEOL Failing of 45nm Technology Node 241
C. Chen, A.G. Boon, N.H. Peng, Y.K. Hong, Q. Wang

Study of Ion Beam Damage on FIB Prepared TEM Samples 245
L.J. Tang, Y.J. Zhang, M. Bosman, J. Woo

An Overview of Physical Analysis of Nanosize Conductive Path in Ultrathin SiON and High-k Gate Dielectrics in Nanoelectronic Devices 249
K.L. Pey, X. Wu, W.H. Liu, X. Li, N. Raghavan, K. Shubhakar, M. Bosman

Quantitative Strain Analysis for Advanced CMOS Technology by Nano Beam Diffraction 261
Q.W. Wang, J. Zhu, A.Y. Du, J.P. Liu, Y.N. Hua

Influence of Copper Contamination on Contact Quality between Gold Wire and Nickel-Palladium Bond Pad through X-ray Photoelectron Spectroscopy 264
L.F. Lew, A.N.L. Lau

In-Situ Polyimide Removal Using Modified Dual Acid Decapsulator 268
C. Ramachandra, S.K. Dash, M. Ravindra, A.M. Khan, B.M. Sweety, U.G. Chandan, D. Jaypal

Temperature Control with a Thermoelectric Cooler (TEC) during Laser Decapsulation of Plastic Packages 271
H.B. Kor, A.C.K. Chang, C.L. Gan

300mm Wafer Atomic Force Probe Characterization Methodology 277
T. Kane

Determination of the Local Electric Field Strength Near Electric Breakdown 280
T. Geinzer, R. Heiderhoff, J.C.H. Phang, L.J. Balk

Electrical Characterization of Contact Level PVC (Passive Voltage Contrast) Test Using a Nanoprober 286
S. Han, S. Cho, J. Choi, J. Han, S. Hah

Combining High Resolution Pulsed TIVA and Nanoprobing Techniques to Identify Drive Strength Issues in Mixed Signal Circuits 290
V.K. Ravikumar, M.Y. Ho, R.R. Goruganthu, S.L. Phoa, V. Narang, J.M. Chin

Component Failure Analysis Using Neutron Beam Test 294
T. Gaitonde, S. Wen, R. Wong, M. Warriner

Reliability Qualification of Photovoltaic Smart Panel Electronics 299
P. Chaparala, E. Li, S. Bhola

Stochastic Modeling of the Resistive Switching Mechanism in Oxide-Based Memory 303
A. Makarov, V. Sverdlov, S. Selberherr

Substrate Current and Its Correlation with Degradation of Poly-Si Thin Film Transistors 307
L. Lu, M. Wang, M. Wong

Instability of p-Channel Poly-Si Thin-Film Transistors under Dynamic Negative Bias Temperature Stress 311
J. Zhou, M. Wang, M. Wong

A 3-D Simulation Study of A Novel Vertical MOSFET with Source Tied (STVMOS) 315
C. Tai, J. Lin, Y. Eng, K. Lu, C. Chen, Y. Chang, Y. Fan

Characterization of Oxide Traps by RTN Measurement in MOSFETs and Memory Devices 321
H. Shin, B. Oh

Localized Degradation and Breakdown Study of Cerium-oxide High-k Gate Dielectric Material Using Scanning Tunneling Microscopy 326
K. Shubhakar, K.L. Pey, S.S. Kushvaha, S.J. O'Shea, M. Bosman, M. Kouda, K. Kakushima, H. Iwai

Hot Carrier Stress Induced Negative Differential Resistance in the Output Characteristic of Poly-Si TFTs 331
C. Hu, M. Wang, M. Xu

Hot-Carrier Degradation Modeling Using Full-Band Monte-Carlo Simulations 335
S.E. Tyaginov, I.A. Starkov, O. Triebl, J. Cervenka, C. Jungemann, S. Carniello, J.M. Park, H. Enichlmair, M. Karner, C. Kernstock, E. Seebacher, R. Minixhofer, H. Ceric, T. Grasser

Characterization of Hot Carrier Degradation in n-Type Poly-Si TFTs under Dynamic Drain Pulse Stress with DC Gate Bias 340
M. Zhang, M. Wang, X. Lu, M. Wong

Facing More than Moore, Is Magnetic Microscopy the New Swiss Knife for 3D Defect Localization in SIP? 344
P. Perdu, F. Infante

Non-destructive Defect Depth Determination at Fully Packaged and Stacked Die Devices Using Lock-in Thermography 352
C. Schmidt, F. Altmann, R. Schlangen, H. Deslandes

A New FA Method Used for OTP Disturbance Failure 357
C. Chen, A.G. Boon, A. Teo, N.S. Ping, Q. Wang

How Could Device Security Against Unauthorized Internal Chip Access be Married with Design For Testability? 361
P. Jacob

Author Index