

# **2010 21st IEEE International Conference on Application-specific Systems Architectures and Processors**

**(ASAP 2010)**

**Rennes, France  
7-9 July 2010**



**IEEE Catalog Number: CFP10063-PRT  
ISBN: 978-1-4244-6966-6**

# Table of Contents

ASAP 2010 — 21<sup>st</sup> IEEE International Conference on Application-specific Systems, Architectures and Processors

## Keynotes

- Convergence of Design and Fabrication Technologies, a Key Enabler for HW-SW Integration \_\_\_\_\_ 3  
*Ahmed A. Jerraya*
- The Light at the End of the CMOS Tunnel \_\_\_\_\_ 4  
*Sani R. Nassif*

## Session 1: Mapping for Multi-Core Architectures

- Dynamic Code Mapping for Limited Local Memory Systems \_\_\_\_\_ 13  
*Seung chul Jung, Aviral Shrivastava, and Ke Bai*
- Design of an Automatic Target Recognition Algorithm on the IBM Cell Broadband Engine \_\_\_\_\_ 21  
*Weijia Che and Karam S. Chatha*
- Highly Efficient Mapping of the Smith-Waterman Algorithm on CUDA-compatible GPUs 29  
*Keisuke Dohi, Khaled Benkrid, Cheng Ling, Tsuyoshi Hamada, and Yuichiro Shibata*

## Session 2: Design Space Exploration

- ImpEDE: A Multidimensional Design-Space Exploration Framework for Biomedical-Implant Processors \_\_\_\_\_ 39  
*Dhara Dave, Christos Strydis, and Georgi N. Gaydadjiev*
- Design Space Exploration of Parametric Pipelined Designs \_\_\_\_\_ 47  
*Adrien Le Masle and Wayne Luk*
- Design Space Exploration for an Embedded Processor with Flexible Datapath Interconnect \_\_\_\_\_ 55  
*Tung Thanh Hoang, Ulf Jälmlbrant, Erik der Hagopian, Kasyab P. Subramaniyan, Magnus Sjölander, and Magnus Larsson-Edefors*

## Session 3: Systems-On-Chip and Networks-On-Chip

- Using Shared Library Interposing for Transparent Application Acceleration in Systems with Heterogeneous Hardware Accelerators \_\_\_\_\_ 65  
*Tobias Beisel, Manuel Niekamp, and Christian Plessl*

Enhancing Performance of Network-on-Chip Architectures with Millimeter-Wave Wireless Interconnects _____	73
<i>Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Belzer, and Benjamin Heo</i>	
A Bayesian Network-Based Framework with Constraint Satisfaction Problem (CSP) Formulations for FPGA System Design _____	81
<i>Amelia W. Azman, Abbas Bigdeli, Yasir Mohd-Mustafah, Morteza Biglari-Abhariy, and Brian C. Lovell</i>	
An Optimized NoC Architecture for Accelerating TSP Kernels in Breakpoint Median Problem _____	89
<i>Turbo Majumder, Souradip Sarkar, Partha Pande, and Ananth Kalyanaraman</i>	
<b>Session 4: Formal Methods</b>	
A Formal Specification of Fault-Tolerance in Prospecting Asteroid Mission with Reactive Autonomic Systems Framework _____	99
<i>Heng Kuang, Olga Ormandjieva, Stan Klasa, and Jamal Bentahar</i>	
Comparing the Robustness of Fault-Tolerant Enhancements When Applied to Lookup Tables and Random Logic for Nano-Computing _____	107
<i>Yocheved Dotan, Orgad Chen, Gil Katz, and David J. Lilja</i>	
Dependability Analysis of a Countermeasure against Fault Attacks by means of Laser Shots onto a SRAM-based FPGA _____	115
<i>Gaetan Canivet, Paolo Maistri, Régis Leveugle, Frédéric Valette, Jessy Clédière, and Jessy Renaudin</i>	
<b>Session 5: Design and Programming of Array Architectures</b>	
Modeling and Synthesis of Communication Subsystems for Loop Accelerator Pipelines _____	125
<i>Hritam Dutta, Frank Hannig, Moritz Schmid, and Joachim Keinert</i>	
Design of Throughput-Optimized Arrays from Recurrence Abstractions _____	133
<i>Arpith C. Jacob, Jeremy D. Buhler, and Roger D. Chamberlain</i>	
A C++-embedded Domain-Specific Language for Programming the MORA Soft Processor Array _____	141
<i>Wim Vanderbauwhede, Martin Margala, Sai Rahul Chalamalasetti, and Sohan Purohit</i>	
<b>Session 6: Application-Specific Processors</b>	
A Forwarding-sensitive Instruction Scheduling Approach to Reduce Register File Constraints in VLIW Architectures _____	151
<i>Guillermo Payá-Vayá, Javier Martín-Langerwerf, Holger Blume, and Peter Pirsch</i>	
Dual-Purpose Custom Instruction Identification Algorithm based on Particle Swarm Optimization _____	159
<i>Mehdi Kamal, Neda Kazemian Amiri, Arezoo Kamran, Seyyed Alireza Hoseini, Masoud Dehyadegari, and Masoud Noori</i>	
Combined Scheduling and Instruction Selection for Processors with Reconfigurable Cell Fabric _____	167
<i>Antoine Floch, Christophe Wolinski, and Krzysztof Kuchcinski</i>	

Completeness of Automatically Generated Instruction Selectors .....	175
<i>Florian Brandner</i>	

### **Session 7: Computer Arithmetics and Cryptography**

Implementation of Binary Edwards Curves for Very-Constrained Devices .....	185
<i>Ünal Kocabaş, Junfeng Fan, and Ingrid Verbauwhede</i>	

Elliptic Curve Point Multiplication on GPUs .....	192
<i>Samuel Antão, Jean-Claude Bajard, and Leonel Sousa</i>	

Newton-Raphson Algorithms for Floating-Point Division Using an FMA .....	200
<i>Nicolas Louvet, Jean-Michel Muller, and Adrien Panhaleux</i>	

An FPGA-Specific Algorithm for Direct Generation of Multi-Variate Gaussian Random Numbers .....	208
<i>David B. Thomas and Wayne Luk</i>	

Automatic Generation of Polynomial-Based Hardware Architectures for Function Evaluation .....	216
<i>Florent de Dinechin, Mioara Joldes, and Bogdan Pasca</i>	

### **Session 8: Application-Specific Architectures**

A Fully-Overlapped Multi-Mode QC-LDPC Decoder Architecture for Mobile WiMAX Applications .....	225
<i>Bo Xiang, Dan Bao, Shuangqu Huang, and Xiaoyang Zeng</i>	

High Parallel Variation Banyan Network Based Permutation Network for Reconfigurable LDPC Decoder .....	233
<i>Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Fumiaki Maehara, and Satoshi Goto</i>	

A High Efficient Memory Architecture for H.264/AVC Motion Compensation .....	239
<i>Chunshu Li, Kai Huang, Xiaolang Yan, Jiong Feng, De Ma, and De Ge</i>	

FPGA-based Lossless Compressors of Floating-Point Data Streams to Enhance Memory Bandwidth .....	246
<i>Kazuya Katahira, Kentaro Sano, and Satoru Yamamoto</i>	

### **Session 9: Power-Aware Architectures**

Power Dissipation Challenges in Multicore Floating-Point Units .....	257
<i>Wei Liu and Alberto Nannarelli</i>	

On Energy Efficiency of Reconfigurable Systems with Run-Time Partial Reconfiguration ..	265
<i>Shaoshan Liu, Richard Neil Pittman, Alessandro Forin, and Jean-Luc Gaudiot</i>	

A GALS FFT Processor with Clock Modulation for Low-EMI Applications .....	273
<i>Xin Fan, Milos Krstic, Christoph Wolf, and Eckhard Grass</i>	

### **Posters**

Hardware-Assisted Middleware: Acceleration of Garbage Collection Operations .....	281
<i>Jie Tang, Shaoshan Liu, Zhimin Gu, Xiao-Feng Li, and Jean-Luc Gaudiot</i>	

Flexible Hardware/Software Co-design for Scalable Elliptic Curve Cryptography for Low-Resource Applications _____	285
<i>Mohamed N. Hassan, Mohammed Benaissa, and Anstatus Kanakis</i>	
An Efficient Computation Model for Coarse Grained Reconfigurable Architectures and its Applications to a Reconfigurable Computer _____	289
<i>Oguzhan Atak and Abdullah Atalar</i>	
Potential of using Block Floating Point Arithmetic in ASIP-Based GNSS-Receivers _____	293
<i>Emrah Tasdemir, Götz Kappen, and Tobias G. Noll</i>	
Area Optimized H.264 Intra Prediction Architecture for 1080p HD Resolution _____	297
<i>Jimit Shah, Komanduri S. Raghunandan, and Kuruvilla Varghese</i>	
Memoryless RNS-to-Binary Converters for the $\{2^{n+1} - 1, 2^n, 2^n - 1\}$ Moduli Set _____	301
<i>Kazeem Alagbe Gbolagade, George Razvan Voicu, and Sorin Dan Cotofana</i>	
A Pipelined Camellia Architecture for Compact Hardware Implementation _____	305
<i>Elif Bilge Kavun and Tolga Yalcin</i>	
General-Purpose FPGA Platform for Efficient Encryption and Hashing _____	309
<i>Jakub Szefer, Yu-Yuan Chen, and Ruby B. Lee</i>	
A Compact FPGA-based Architecture for Elliptic Curve Cryptography over Prime Fields _____	313
<i>Jo Vliegen, Nele Mentens, Jan Genoe, An Braeken, Serge Kubera, Serge Touhafi, and Ingrid Verbauwhede</i>	
Implementing Decimal Floating-Point Arithmetic through Binary: Some Suggestions _____	317
<i>Nicolas Brisebarre, Nicolas Louvet, Érik Martin-Dorel, Jean-Michel Muller, Adrien Panhaleux, and Adrien Ercegovic</i>	
A New Approach in On-line Task Scheduling for Reconfigurable Computing Systems _____	321
<i>Maisam Mansub Bassiri and Hadi Shahriar Shahhoseini</i>	
Exploring Algorithmic Trading in Reconfigurable Hardware _____	325
<i>Stephen Wray, Wayne Luk, and Peter Pietzuch</i>	
Optimizing DDR-SDRAM Communications at C-level for Automatically-Generated Hardware Accelerators – An Experience With the Altera C2H HLS Tool _____	329
<i>Christophe Alias, Alain Darté, and Alexandru Plesco</i>	
Deadlock-avoidance for Streaming Applications with Split-Join Structure: Two Case Studies _____	333
<i>Peng Li, Kunal Agrawal, Jeremy D. Buhler, Roger D. Chamberlain, and Joseph M. Lancaster</i>	
Customizing Controller Instruction Sets for Application-Specific Architectures _____	337
<i>Jian Li, David Dickin, and Lesley Shannon</i>	
Loop Transformations for Interface-based Hierarchies in SDF Graphs _____	341
<i>Jonathan Piat, Shuvra S. Bhattacharyya, and Mickael Raulet</i>	
Code Generation for Hardware Accelerated AES _____	345
<i>Raymond Manley, Paul Magrath, and David Gregg</i>	
Function Flattening for Lease-Based, Information-Leak-Free Systems _____	349
<i>Xun Li, Mohit Tiwari, Timothy Sherwood, and Frederic T. Chong</i>	

