2010 21st IEEE International Conference on Application-specific Systems Architectures and Processors

(ASAP 2010)

Rennes, France
7-9 July 2010

IEEE Catalog Number: CFP10063-PRT
ISBN: 978-1-4244-6966-6

Table of Contents

ASAP 2010 — 21st IEEE International Conference on Application-specific Systems, Architectures and Processors

Keynotes

Convergence of Design and Fabrication Technologies, a Key Enabler for HW-SW Integration ____ 3
Ahmed A. Jerraya

The Light at the End of the CMOS Tunnel ____ 4
Sani R. Nassif

Session 1: Mapping for Multi-Core Architectures

Dynamic Code Mapping for Limited Local Memory Systems ____ 13
Seung chul Jung, Aviral Shrivastava, and Ke Bai

Design of an Automatic Target Recognition Algorithm on the IBM Cell Broadband Engine ____ 21
Weijia Che and Karam S. Chatha

Highly Efficient Mapping of the Smith-Waterman Algorithm on CUDA-compatible GPUs 29
Keisuke Dohi, Khaled Benkrid, Cheng Ling, Tsuyoshi Hamada, and Yuichiro Shibata

Session 2: Design Space Exploration

ImpEDE: A Multidimensional Design-Space Exploration Framework for Biomedical-Implant Processors ____ 39
Dhara Dave, Christos Strydis, and Georgi N. Gaydadjiev

Design Space Exploration of Parametric Pipelined Designs ____ 47
Adrien Le Masle and Wayne Luk

Design Space Exploration for an Embedded Processor with Flexible Datapath Interconnect ____ 55
Tung Thanh Hoang, Ulf Jälmbrant, Erik der Hagopian, Kasyab P. Subramaniyan, Magnus Själander, and Magnus Larsson-Edefors

Session 3: Systems-On-Chip and Networks-On-Chip

Using Shared Library Interposing for Transparent Application Acceleration in Systems with Heterogeneous Hardware Accelerators ____ 65
Tobias Beisel, Manuel Niekamp, and Christian Plessl

Enhancing Performance of Network-on-Chip Architectures with Millimeter-Wave Wireless Interconnects ____ 73
Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Belzer, and Benjamin Heo

A Bayesian Network-Based Framework with Constraint Satisfaction Problem (CSP) Formulations for FPGA System Design ____ 81
Amelia W. Azman, Abbas Bigdeli, Yasir Mohd-Mustafah, Morteza Biglari-Abhariy, and Brian C. Lovell

An Optimized NoC Architecture for Accelerating TSP Kernels in Breakpoint Median Problem ____ 89
Turbo Majumder, Souradip Sarkar, Partha Pande, and Ananth Kalyanaraman

Session 4: Formal Methods

A Formal Specification of Fault-Tolerance in Prospecting Asteroid Mission with Reactive Autonomic Systems Framework ____ 99
Heng Kuang, Olga Ormandjieva, Stan Klasa, and Jamal Bentahar

Comparing the Robustness of Fault-Tolerant Enhancements When Applied to Lookup Tables and Random Logic for Nano-Computing ____ 107
Yocheved Dotan, Orgad Chen, Gil Katz, and David J. Lilja

Dependability Analysis of a Countermeasure against Fault Attacks by means of Laser Shots onto a SRAM-based FPGA ____ 115
Gaetan Canivet, Paolo Maistri, Régis Leveugle, Frédéric Valette, Jessy Clédière, and Jessy Renaudin

Session 5: Design and Programming of Array Architectures

Modeling and Synthesis of Communication Subsystems for Loop Accelerator Pipelines ____ 125
Hritam Dutta, Frank Hannig, Moritz Schmid, and Joachim Keinert

Design of Throughput-Optimized Arrays from Recurrence Abstractions ____ 133
Arpith C. Jacob, Jeremy D. Buhler, and Roger D. Chamberlain

A C++-embedded Domain-Specific Language for Programming the MORA Soft Processor Array ____ 141
Wim Vanderbauwhede, Martin Margala, Sai Rahul Chalamalasetti, and Sohan Purohit

Session 6: Application-Specific Processors

A Forwarding-sensitive Instruction Scheduling Approach to Reduce Register File Constraints in VLIW Architectures ____ 151
Guillermo Payá-Vayá, Javier Martín-Langerwerf, Holger Blume, and Peter Pirsch

Dual-Purpose Custom Instruction Identification Algorithm based on Particle Swarm Optimization ____ 159
Mehdi Kamal, Neda Kazemian Amiri, Arezoo Kamran, Seyyed Alireza Hoseini, Masoud Dehyadegari, and Masoud Noori

Combined Scheduling and Instruction Selection for Processors with Reconfigurable Cell Fabric ____ 167
Antoine Floch, Christophe Wolinski, and Krzysztof Kuchcinski

Completeness of Automatically Generated Instruction Selectors ____ 175
Florian Brandner

Session 7: Computer Arithmetics and Cryptography

Implementation of Binary Edwards Curves for Very-Constrained Devices ____ 185
Ünal Kocabaş, Junfeng Fan, and Ingrid Verbauwhede

Elliptic Curve Point Multiplication on GPUs ____ 192
Samuel Antão, Jean-Claude Bajard, and Leonel Sousa

Newton-Raphson Algorithms for Floating-Point Division Using an FMA ____ 200
Nicolas Louvet, Jean-Michel Muller, and Adrien Panhaleux

An FPGA-Specific Algorithm for Direct Generation of Multi-Variate Gaussian Random Numbers ____ 208
David B. Thomas and Wayne Luk

Automatic Generation of Polynomial-Based Hardware Architectures for Function Evaluation ____ 216
Florent de Dinechin, Mioara Joldes, and Bogdan Pasca

Session 8: Application-Specific Architectures

A Fully-Overlapped Multi-Mode QC-LDPC Decoder Architecture for Mobile WiMAX Applications ____ 225
Bo Xiang, Dan Bao, Shuangqu Huang, and Xiaoyang Zeng

High Parallel Variation Banyan Network Based Permutation Network for Reconfigurable LDPC Decoder ____ 233
Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Fumiaki Maehara, and Satoshi Goto

A High Efficient Memory Architecture for H.264/AVC Motion Compensation ____ 239
Chunshu Li, Kai Huang, Xiaolang Yan, Jiong Feng, De Ma, and De Ge

FPGA-based Lossless Compressors of Floating-Point Data Streams to Enhance Memory Bandwidth ____ 246
Kazuya Katahira, Kentaro Sano, and Satoru Yamamoto

Session 9: Power-Aware Architectures

Power Dissipation Challenges in Multicore Floating-Point Units ____ 257
Wei Liu and Alberto Nannarelli

On Energy Efficiency of Reconfigurable Systems with Run-Time Partial Reconfiguration _ 265
Shaoshan Liu, Richard Neil Pittman, Alessandro Forin, and Jean-Luc Gaudiot

A GALS FFT Processor with Clock Modulation for Low-EMI Applications ____ 273
Xin Fan, Milos Krstic, Christoph Wolf, and Eckhard Grass

Posters

Hardware-Assisted Middleware: Acceleration of Garbage Collection Operations ____ 281
Jie Tang, Shaoshan Liu, Zhimin Gu, Xiao-Feng Li, and Jean-Luc Gaudiot

Flexible Hardware/Software Co-design for Scalable Elliptic Curve Cryptography for Low-Resource Applications ____ 285
Mohamed N. Hassan, Mohammed Benaissa, and Anstatus Kanakis

An Efficient Computation Model for Coarse Grained Reconfigurable Architectures and its Applications to a Reconfigurable Computer ____ 289
Oguzhan Atak and Abdullah Atalar

Potential of using Block Floating Point Arithmetic in ASIP-Based GNSS-Receivers ____ 293
Emrah Tasdemir, Götz Kappen, and Tobias G. Noll

Area Optimized H.264 Intra Prediction Architecture for 1080p HD Resolution ____ 297
Jimit Shah, Komanduri S. Raghunandan, and Kuruvilla Varghese

Memoryless RNS-to-Binary Converters for the $\{2^{n+1}-1, 2^n, 2^n-1\}$ Moduli Set ____ 301
Kazeem Alagbe Gbolagade, George Razvan Voicu, and Sorin Dan Cotofana

A Pipelined Camellia Architecture for Compact Hardware Implementation ____ 305
Elif Bilge Kavun and Tolga Yalcin

General-Purpose FPGA Platform for Efficient Encryption and Hashing ____ 309
Jakub Szefer, Yu-Yuan Chen, and Ruby B. Lee

A Compact FPGA-based Architecture for Elliptic Curve Cryptography over Prime Fields ____ 313
Jo Vliegen, Nele Mentens, Jan Genoe, An Braeken, Serge Kubera, Serge Touhafi, and Ingrid Verbauwhede

Implementing Decimal Floating-Point Arithmetic through Binary: Some Suggestions ____ 317
Nicolas Brisebarre, Nicolas Louvet, Érik Martin-Dorel, Jean-Michel Muller, Adrien Panhaleux, and Adrien Ercegovac

A New Approach in On-line Task Scheduling for Reconfigurable Computing Systems ____ 321
Maisam Mansub Bassiri and Hadi Shahriar Shahhoseini

Exploring Algorithmic Trading in Reconfigurable Hardware ____ 325
Stephen Wray, Wayne Luk, and Peter Pietzuch

Optimizing DDR-SDRAM Communications at C-level for Automatically-Generated Hardware Accelerators – An Experience With the Altera C2H HLS Tool ____ 329
Christophe Alias, Alain Darte, and Alexandru Plesco

Deadlock-avoidance for Streaming Applications with Split-Join Structure: Two Case Studies ____ 333
Peng Li, Kunal Agrawal, Jeremy D. Buhler, Roger D. Chamberlain, and Joseph M. Lancaster

Customizing Controller Instruction Sets for Application-Specific Architectures ____ 337
Jian Li, David Dickin, and Lesley Shannon

Loop Transformations for Interface-based Hierarchies in SDF Graphs ____ 341
Jonathan Piat, Shuvra S. Bhattacharyya, and Mickael Raulet

Code Generation for Hardware Accelerated AES ____ 345
Raymond Manley, Paul Magrath, and David Gregg

Function Flattening for Lease-Based, Information-Leak-Free Systems ____ 349
Xun Li, Mohit Tiwari, Timothy Sherwood, and Frederic T. Chong

Author Index 353