

2010 Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems

(MIXDES 2010)

**Wroclaw, Poland
24 – 26 June 2010**



**IEEE Catalog Number: CFP10MIX-PRT
ISBN: 978-1-4244-7011-2**

Table of Contents

Preface	3
Table of Contents	7

General Invited Papers

CMOS Sensor Arrays for Bio Molecule Diagnostics	17
<i>R. THEWES (Tech. Univ. Berlin, GERMANY)</i>	
Device-Conscious Circuit Designs for Low-Voltage Nanoscale CMOS LSIs	21
<i>K. ITOH (Hitachi, Ltd., JAPAN)</i>	
Energy Saving by Power Electronics in Household and Car Applications	27
<i>W. WEBER, G. DEBOY, W. FRANK, O. HELLMUND, A. IBERL, P. LETEINTURIER (Infineon Technologies, GERMANY)</i>	
Ultra-thin Body SOI and Nanowire Transistors for 22nm Technology Node and Below	30
<i>T. POIROUX, F. ANDRIEU, O. WEBER, C. DUPRÉ, T. ERNST, C. FENOUILLET-BERANGER, P. PERREAU, C. BUJ-DUFOURNET, L. TOSTI, L. BREVARD, S. BARRAUD, O. FAYNOT (Commissariat à l'Énergie Atomique, FRANCE)</i>	

Compact Modeling for Advanced Analog/RF IC Applications

Foreword	37
3D Simulations of Si-Detectors for High Energy Physics and Astronomy	39
<i>K. GÄRTNER (WIAS, GERMANY)</i>	
A Hybrid Verilog-A and Equation-defined Subcircuit Approach to MOS Switched Current Analog Cell Modeling and Simulation in the Transient and Large Signal AC Domains	43
<i>M. BRINSON (London Metropolitan Univ., UK), S. JAHN (Qucs Project Manager, GERMANY), H. NABIJOU (London Metropolitan Univ., UK)</i>	
A Universal Model for Calculating Capacitive and Resistive Coupling on Lightly and Heavily Doped CMOS Processes	49
<i>Y. BONTZIOS, A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
Analog Performance of Advanced CMOS in Weak, Moderate, and Strong Inversion	54
<i>M. BUCHER, G. DILES, N. MAKRIS (Tech. Univ. Crete, GREECE)</i>	
Analytical 2D Model for the Channel Electric Field in Undoped Schottky Barrier Double-Gate MOSFET	58
<i>M. SCHWARZ, A. KLOES (Univ. of Appl. Scien. Giessen, GERMANY), B. IÑÍGUEZ (Univ. Rovira i Virgili, SPAIN)</i>	
Analytical Inversion-mode Varactor Modeling Based on the EKV Model and its Application to RF VCO Design	64
<i>J.-K. BREMER, T. PEIKERT, W. MATHIS (Leibniz Univ. Hannover, GERMANY)</i>	
Capabilities and Limitations of Equivalent Circuit Models for Modeling Advanced Si FET Devices	70
<i>D. SCHREURS, M. HOMAYOUNI, G. AVOLIO (Katholieke Univ. Leuven, BELGIUM), G. CRUPI, A. CADDEMI (Univ. Messina, ITALY)</i>	
Compact Physics-based Model for Ultrashort FinFETs	75
<i>A. YESAYAN, N. CHEVILLON, F. PRÉGALDINY, C. LALLEMENT (InESS/UdS, FRANCE)</i>	
Customer-Oriented Product Engineering of Micro and Nano Devices	81
<i>T. BIENIEK, G. JANCZYK, P. GRABIEC, J. SZYNKA, S. KALICIŃSKI, P. JANUS, K. DOMAŃSKI, A. SIERAKOWSKI, M. EKWIŃSKA, D. SZMIGIEL, D. TOMASZEWSKI (Institute of Electron Techn., POLAND), G. HÖLZER (X-FAB Semiconductor Foundries AG, GERMANY), G. SCHRÖPFER (Coventor Sarl, FRANCE)</i>	
Process Control Monitor Based Extraction Procedure for Statistical Compact MOSFET Modeling	85
<i>M. YAKUPOV, D. TOMASZEWSKI (Institute of Electron Techn., POLAND), W. GRABIŃSKI (GMC, SWITZERLAND)</i>	

State-of-the-art Microwave Device Characterization Using Large-Signal Network Analyzers	91
<i>M. MYSLINSKI (Katholieke Univ. Leuven and NMDG N.V., BELGIUM), G. PAILLONCY (NMDG N.V., BELGIUM),</i>	
<i>G. AVOLIO (Katholieke Univ. Leuven, BELGIUM), F. VERBEYST, M. VANDEN BOSSCHE (NMDG N.V., BELGIUM),</i>	
<i>D. SCHREURS (Katholieke Univ. Leuven, BELGIUM)</i>	

High Performance and Embedded Architecture and Compilation

Foreword	99
Automatic Installation of Software-based Fault Tolerance Algorithms in Programs Generated by GCC Compiler	101
<i>A. PIOTROWSKI (Tech. Univ. Łódź, POLAND)</i>	
Enhancing the Grid Alu Processor for a Better Exploitation of the Functional Units	106
<i>B. SHEHAN, R. JAHR, S. UHRIG, T. UNGERER (Univ. Augsburg, GERMANY)</i>	
Instructionless Processor Architecture Using Dynamically Reconfigurable Logic	112
<i>R. KIEŁBIK, G. JABŁOŃSKI, B. ŚWIERCZ, P. AMROZIK (Tech. Univ. Łódź, POLAND)</i>	
Trace-Based Runtime Analysis of Embedded Real-Time Systems	117
<i>Z. CHAMSKI (Infrasoft IT Solutions and Proximity, POLAND), M. BORZĘCKI, B. ŚWIERCZ (Proximity and Tech. Univ. Łódź, POLAND)</i>	

xTCA for Instrumentation

Foreword	123
AMC Radiation Monitoring Module for ATCA/ μ TCA Based Low Level RF Control System	125
<i>T. KOZAK, D. MAKOWSKI (Tech. Univ. Łódź, POLAND)</i>	
AMC Timing Receiver and Clock Synthesizer Module for the LLRF System	129
<i>K. CZUBA, M. ŁADNO (Warsaw Univ. of Techn., POLAND)</i>	
Application for Management and Monitoring of xTCA Hardware	133
<i>J. WYCHOWANIAK, D. MAKOWSKI, P. PRĘDKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
ATCA Carrier Board with Dedicated IPMI Controller	139
<i>P. PEREK, D. MAKOWSKI, P. PRĘDKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Design of Eight-channel ADC Card for GHz Signal Conversion	144
<i>S. BOU HABIB, K. CZUBA (Warsaw Univ. of Techn., POLAND), W. JAŁMUŻNA (Tech. Univ. Łódź, POLAND),</i>	
<i>T. JEŻYŃSKI (DESY, GERMANY)</i>	
PCIExpress Hot-plug Mechanism in Linux-based ATCA Control Systems	148
<i>A. PIOTROWSKI, D. MAKOWSKI (Tech. Univ. Łódź, POLAND)</i>	
Power Supply Unit for ATCA-based Piezo Compensation System	152
<i>K. PRZYGODA, T. POŹNIAK, D. MAKOWSKI, T. KOZAK, M. WISNIEWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND),</i>	
<i>M. GRECKI (DESY, GERMANY)</i>	
Sub-LSB DAC Resolution Enhancement Applied to LLRF Control	157
<i>M. GRECKI (DESY, GERMANY)</i>	

1 Design of Integrated Circuits and Microsystems

64 Channel Acquisition System for Recording Biomedical Signals	163
<i>P. KMON, P. GRYBOŚ, R. SZCZYGIEL, M. ŻOŁĄDŹ (AGH Univ. of Science and Techn., POLAND)</i>	

A 0.5-6GHz Low Gain Linear RF Front-End in 90nm CMOS	168
<i>R. RAMZAN (National Univ. of Computer and Emerging Sciences, PAKISTAN and Linköping Univ., SWEDEN), N. AHSAN, J. DĄBROWSKI, C. SVENSSON (Linköping Univ., SWEDEN)</i>	
A 1.2V 900nW Conductance Converter	172
<i>N. MIRANDA (Polytechnic Inst. Leiria, PORTUGAL), R. MORAIS (Univ. Trás-os-Montes and Alto Douro, PORTUGAL)</i>	
A 11-bit, 12.5 MHz, Low Power Low Voltage Continuous-Time Sigma-Delta Modulator	176
<i>E. DI GIOIA, H. KLAR (Tech. Univ. Berlin, GERMANY)</i>	
A 2.5MS/s 225 μ W 8-bit Charge Redistribution SAR ADC for Multichannel Applications	182
<i>P. OTFINOWSKI (AGH Univ. of Science and Techn., POLAND)</i>	
A Floating N-DMOS Switch for RGB LED Control	186
<i>V. BARZINSKA (ON Semiconductor - Sofia, BULGARIA), E.D. MANOLOV (Tech. Univ. Sofia, BULGARIA)</i>	
A New Very High Speed CMOS 4-2 Compressor for Fast Digital Arithmetic Circuits	191
<i>P. ALIPARAST (Univ. Tabriz and Islamic Azad Univ. Sofian, IRAN), Z. DAIE KOOZEHKANANI, A. MOALEMI KHIAYI, G. KARIMIAN, H. BALAZADEH BAHAR (Univ. Tabriz, IRAN)</i>	
Aliasing-Free Variable Gain Delta Sigma Modulator for Use in an Analog Frontend	195
<i>C. MAYR, S. SCHOLZE, M. ANDER, S. HENKER, R. SCHÜFFNY (Univ. of Techn. Dresden, GERMANY)</i>	
An Ashenurst Disjoint and Non-disjoint Decomposition of Logic Functions in Reed-Muller Spectral Domain	200
<i>E. HRYNKIEWICZ (Silesian Univ. of Techn., POLAND), S. KOŁODZIŃSKI (Pratt & Whitney, POLAND)</i>	
An Energy Harvesting Circuit for Self-Powered Sensors	205
<i>J. FERNANDES (Tech. Univ. Lisbon and INESC-ID, PORTUGAL), M. MARTINS (INESC-ID, PORTUGAL), M. PIEDADE (Tech. Univ. Lisbon and INESC-ID, PORTUGAL)</i>	
Analog Low-Voltage Low-Power CMOS Circuit for Learning Kohonen Networks on Silicon	209
<i>R. WOJTYNA (Univ. Techn. & Life Sciences, POLAND)</i>	
Automated DCT Layout Generation Using AMPLE Language	215
<i>A. HANDKIEWICZ, P. ŚNIATAŁA, G. PAŁASZYŃSKI, S. SZCZĘSNY, P. KATARZYŃSKI, M. MELOSİK, M. NAUMOWICZ (Poznań Univ. of Techn., POLAND)</i>	
Biology-Derived Synaptic Dynamics and Optimized System Architecture for Neuromorphic Hardware	219
<i>M. NOACK, J. PARTZSCH, C. MAYR, S. HENKER, R. SCHÜFFNY (Univ. of Techn. Dresden, GERMANY)</i>	
Charge Sharing Switched Capacitor Integrator	225
<i>S. KORKMAZ, G. DUNDAR (Bogazici Univ., TURKEY)</i>	
CMOS Coupled Multivibrators for WMTS Applications	231
<i>J. CASALEIRO, H. LOPES, L. OLIVEIRA (Univ. Nova Lisboa, PORTUGAL), I. FILANOVSKY (Univ. Alberta, CANADA)</i>	
CORDIC and SVD Implementation in Digital Hardware	237
<i>P.M. SZECÓWKA, P. MALINOWSKI (Wrocław Univ. of Techn., POLAND)</i>	
Design of a 10-bit Low Power Current-Steering Digital-to-Analog Converter Based on a 4-D Thermometer Decoding Matrix	243
<i>P. ALIPARAST (Islamic Azad Univ. Sofian, IRAN), Z.D. KOOZEHKANANI, J. SOBHI, N. NASIRZADEH, B. ABBASY SOLTANY (Univ. Tabriz, IRAN)</i>	
Design of CMOS Analog and Digital Phase-Locked Loops Based on Resonant VCO	247
<i>M. FRANKIEWICZ, A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Design of Integrated Matched Resistors, Capacitors and Inductors	251
<i>B. LIPKA, Y. ZHANG, U. KLEINE (Univ. Magdeburg, GERMANY)</i>	
Digital Implementation of a Programmable Type-2 Fuzzy Logic Controller	255
<i>A. WIELGUS, M. BRYK (Warsaw Univ. of Techn., POLAND)</i>	

Digitally Programmable Delay-Locked-Loop with Variable Charge Pump Current	259
<i>B. LOPES (Univ. Nova Lisboa, PORTUGAL), N. PAULINO, J. GOES, A. STEIGER GARÇÃO (UNINOVA/CTS, PORTUGAL)</i>	
Four-Quadrant CMOS Transconductance Multiplier Operating at Low Voltage and High-Speed	265
<i>J. JASIELSKI (AGH Univ. of Science and Techn., POLAND), W. KOŁODZIEJSKI (State Higher Vocational School Tarnów, POLAND), S. KUTA, W. MACHOWSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Improving Stress Effect and Low Noise Design of the Integrated On-panel TFT Gate Driver	269
<i>N.-X. HUANG, M.S. SHIAU, H.-C. WU, D.-G. LIU (Feng Chia Univ., TAIWAN)</i>	
Kohonen Winner Takes All Neural Network Realized on Microcontrollers with AVR and ARM Cores	273
<i>P. PRZEDWOJSKI, J. DALECKI, T. TALAŚKA (Univ. Techn. & Life Sciences, POLAND), R. DŁUGOSZ (EPFL, SWITZERLAND)</i>	
Low Power 1 GHz Charge Pump Phase-Locked Loop in 0.18 μ m CMOS Process	277
<i>A. ZAZIĄBŁ (AGH Univ. of Science and Techn., POLAND)</i>	
Low Power, High Dynamic Range Sample&Hold Circuit and Analogue Multiplexer for Multi-channel Recording of Neuronal Signals	283
<i>P. RYDYGIER, W. DĄBROWSKI, T. FIUTOWSKI, P. WIĄCEK (AGH Univ. of Science and Techn., POLAND)</i>	
Low-Power, High-Speed, and Low-Noise X-Ray Readout Channel in 0.18 μ m CMOS	289
<i>F.U. AMIN (Linköping Univ., SWEDEN), M. GUSTAVSSON (Signal Processing Devices AB, SWEDEN), C. SVENSSON (Linköping Univ., SWEDEN)</i>	
Markup Language Based Design Tool Integration Method in Distributed Design Environments	294
<i>M. SZLĘZAK (MELEX A&D Tyszkiewicz Sp.J., POLAND), A. PAWLAK (Silesian Univ. of Techn., POLAND), K. WOJCIECHOWSKI (Silesian Univ. of Technology, POLAND)</i>	
Modelling of Capacitor Mismatch and Non-Linearity Effects in Charge Redistribution SAR ADCs	300
<i>S. HAENZSCHE, S. HENKER, R. SCHÜFFNY (Univ. of Techn. Dresden, GERMANY)</i>	
MOSFET-only Wideband LNA with Noise Cancelling and Gain Optimization	306
<i>I. BASTOS, L. OLIVEIRA, J. GOES (Univ. Nova Lisboa, PORTUGAL), M. SILVA (INESC-ID, PORTUGAL)</i>	
On Hardware Implementation of Fuzzy Processing	312
<i>P.M. SZECÓWKA, A. MUSIAŁ (Wrocław Univ. of Techn., POLAND)</i>	
Optimized Queue Based Communication in VLSI Using a Weakly Ordered Binary Heap	316
<i>S. SCHOLZE, S. HENKER, J. PARTZSCH, C. MAYR, R. SCHÜFFNY (Univ. of Techn. Dresden, GERMANY)</i>	
Practical Issues of 2.4 GHz RF Circuit Design: Simulation versus Measurement Results	321
<i>A. SZYMAŃSKI, E. KURJATA-PFITZNER, J. WĄSOWSKI, J. LESIŃSKI (Institute of Electron Techn., POLAND)</i>	
Programmable Triangular Neighborhood Function for Kohonen Self-Organizing Map Implemented on Chip	328
<i>R. DŁUGOSZ (EPFL, SWITZERLAND), M. KOLASA (Univ. Techn. & Life Sciences, POLAND), K. BIELIŃSKI (White Electronics, POLAND)</i>	
Quarter-Square Four-Quadrant Analog Multiplier Based on CMOS Inverters	333
<i>W. MACHOWSKI (AGH Univ. of Science and Techn., POLAND), W. KOŁODZIEJSKI (State Higher Vocational School Tarnów, POLAND), S. KUTA, J. JASIELSKI (AGH Univ. of Science and Techn., POLAND)</i>	
The Design of Low Power 11.6mW High Speed 1.8Gb/s Stand-alone LVDS Driver in 0.18- μ m CMOS	337
<i>R. KŁECZEK (AGH Univ. of Science and Techn., POLAND)</i>	
The Time-over-Threshold Based Silicon Strip Detector Readout	343
<i>K. KASIŃSKI (AGH Univ. of Science and Techn., POLAND)</i>	

2 Thermal Issues in Microelectronics

A Novel Approach of Logi-thermal Simulation Methodology and Implementation for ASIC Designs	351
<i>A. TIMÁR, A. POPPE, M. RENCZ (Budapest Univ. of Techn. and Economics, HUNGARY)</i>	

Multichannel System for Real Time Registration of Electronic Circuit Temperature Response	357
<i>M. JANICKI, Z. KULESZA, P. PIETRZAK, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
N-MOS Current Mirror Thermal Analysis	361
<i>M. JABŁOŃSKI, A. KOS (AGH Univ. of Science and Techn., POLAND), G. DE MEY (Ghent Univ., BELGIUM)</i>	
Nonlinear Compact Thermal Model of SiC Power Semiconductor Devices	365
<i>K. GÓRECKI, J. ZARĘBSKI, D. BIĘWSKI, J. DĄBROWSKI (Gdynia Maritime Univ., POLAND)</i>	
SiC Schottky Diode Electrothermal Macromodel	371
<i>F. MASANA (Tech. Univ. Catalonia, SPAIN)</i>	
Temperature Fields and Reliability of Thick-film Components under Pulse Mode Operation	375
<i>D. NOWAK, S. PŁAWSKI, A. DZIEDZIC (Wrocław Univ. of Techn., POLAND)</i>	

3 Analysis and Modelling of ICs and Microsystems

A Rapid Analysis of Very Short Channel MOSFET Performances by Using a Dynamic Simple Model	381
<i>A. RABHI, A. BENHAMADOU (Univ. Ferhat Abbas, ALGERIA), J.-J. CHARLOT (Univ. M'Hamed Bougara, ALGERIA)</i>	
A Fast Method for Transistor Circuit Voltage Range Analysis Using Linear Programming	385
<i>S. HÖPPNER, S. HENKER, R. SCHÜFFNY (Univ. of Techn. Dresden, GERMANY), A. GRAUPNER (Zentrum Mikroelektronik Dresden AG, GERMANY)</i>	
Analysis of Transient Radiation Effects in III-V Compound High Electron Mobility Transistors Using Mixed-Mode 3D Simulations	391
<i>M. TUROWSKI, A. RAMAN, A. FEDOSEYEV (CFDRC, USA), D. MCMORROW, J.B. BOOS (Naval Research Laboratory, USA)</i>	
Application of the SMPI Quality Factor for the Characterization of Mixer's Nonidealities	397
<i>A. DARRAT, W. MATHIS (Leibniz Univ. Hannover, GERMANY)</i>	
Comparison of Averaging and Harmonic Balance Methods for Switched DC-DC Converters	402
<i>J. KOVAR, Z. KOLKA, D. BIOLEK (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Hydrogen Bonding Network as a DC Level Shifter and a Power Amplifier	408
<i>R. RUSEV, G. ANGELOV, E. GIEVA, T. TAKOV, M. HRISTOV (Tech. Univ. Sofia, BULGARIA)</i>	
Krummenacher Feedback Analysis for High-count-rate Semiconductor Pixel Detector Readout	412
<i>R. SZCZYGIEL (AGH Univ. of Science and Techn., POLAND)</i>	
Negative and Positive Immittance Function Simulators and Their Applications	416
<i>H. ALPASLAN (Pamukkale Univ., TURKEY), S. MINAEI (Dogus Univ., TURKEY), E. YUCE (Pamukkale Univ., TURKEY)</i>	
Parameter Extraction of Geometry Dependent RF Planar Inductor Model	420
<i>V. DUREV, E. GADJEVA, M. HRISTOV (Tech. Univ. Sofia, BULGARIA)</i>	
Source-Pull Characterization of FinFET Noise	425
<i>W. WIATR (Warsaw Univ. of Techn., POLAND), G. CRUPI, A. CADDEMI (Univ. Messina, ITALY), A. MERCHA (IMEC, BELGIUM), D. SCHREURS (Katholieke Univ. Leuven, BELGIUM)</i>	
Technology-portable Mixed-signal Sensing Architecture for CMOS-integrated z-axis Surface-micromachined Accelerometers	431
<i>P. MICHALIK (Tech. Univ. Łódź, POLAND), D. FERNÁNDEZ, J. MADRENAS (Tech. Univ. Catalonia, SPAIN), A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Transconductance Related Analysis of EKV MOSFET Model for a 0.35 micron CMOS Technology Node	436
<i>K. SINGH, A. BHATTACHARYYA (Jaypee Inst. of Inf. Techn., INDIA)</i>	
Universal Mixed-mode Multi-loop Video Filter Employing Diamond Transistors and Buffers	441
<i>R. SOTNER, J. SLEZAK (Brno Univ. of Techn., CZECH REPUBLIC), T. DOSTAL (College of Polytechn. Jihlava, CZECH REPUBLIC)</i>	

Universal Tool for Estimation of Programmable Logic Controllers Processing Power	447
<i>S. MARASEK, Z. KULESZA (Tech. Univ. Łódź, POLAND)</i>	
4 Microelectronics Technology and Packaging	
Distributed Product Engineering for Microsystems Devices	453
<i>K. HAHN, T. SCHMIDT, M. MIELKE, R. BRÜCK (Univ. Siegen, GERMANY), D. ORTLOFF, J. POPP (Process Relations GmbH, GERMANY)</i>	
Design and Technology of Flip Chip and SMD Devices Integrated with LTCC Module	458
<i>D. JURKÓW, K. MALECHA, M. CZOK, H. ROGUSZCZAK, M. BABIARZ, L. GOLONKA (Wrocław Univ. of Techn., POLAND)</i>	
Measurement and Performance Evaluation of a Silicon On Insulator Pixel Matrix	462
<i>L. HARIK (EPFL, SWITZERLAND), D. NTAVELIS (Aristotle Univ. Thessaloniki, GREECE), J.-M. SALLESE, M. KAYAL (EPFL, SWITZERLAND), A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
5 Testing and Reliability	
Distributed Approach for Parallel Exact Critical Path Tracing Fault Simulation	471
<i>E. IVASK, S. DEVADZE, R. UBAR (Tallinn Univ. of Techn., ESTONIA)</i>	
Evaluation of Power Gating under Transistor Aging Effect Issues in 22 nm CMOS Technology	477
<i>L. LIU, H. MAHMOODI (San Francisco State Univ., USA)</i>	
Logical Fault Modeling of Source Drain Short Defects in CMOS Reversible Circuits	482
<i>O. BONCALO, A. AMARICAI ("Politehnica" Univ. Timisoara, ROMANIA)</i>	
Testing of Interconnections with Use of Reduced-size Signature-based Diagnostic Dictionary	486
<i>T. GARBOLINO, K. GUCWA, A. HŁAWICZKA (Silesian Univ. of Techn., POLAND)</i>	
Wavelet Energy-based Mahalanobis Distance Metric for Testing Analog and Mixed-Signal Circuits	492
<i>M. DIMOPOULOS, A. SPYRONASIOS, A. HATZOPOULOS (Aristotle Univ. Thessaloniki, GREECE)</i>	
6 Power Electronics	
A MOSFET Only, Step-Up DC-DC Micro Power Converter, for Solar Energy Harvesting Applications	499
<i>C. CARVALHO (Lisbon Polytech. Inst., PORTUGAL), N. PAULINO (UNINOVA/CTS and Univ. Nova Lisboa, PORTUGAL)</i>	
Application Optimization to Search Values of Spurious Elements of EMI Filters	505
<i>Z. KEJÍK, J. DŘÍNOVSKÝ, V. RŮŽEK (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Energy Saving by Compensation of Daylight Deficiencies in Buildings	510
<i>P. CAMPO (Univ. of the Basque Country, SPAIN), M. PIOTROWICZ, W. MARAÑDA, P. SEKALSKI (Tech. Univ. Łódź, POLAND)</i>	
High-speed Power System Stability Simulation Using Analog Computation: Systematic Error Analysis	514
<i>I. NAGEL, L. FABRE, R. CHERKAOUI, M. KAYAL (EPFL, SWITZERLAND)</i>	
Preliminary Characterization of Automotive LED Driver Chip	519
<i>B. DYUZOV (ON Semiconductor - Sofia, BULGARIA), E.D. MANOLOV (Tech. Univ. Sofia, BULGARIA)</i>	
Short-time Energy Buffering for Photovoltaic System	525
<i>W. MARAÑDA, M. PIOTROWICZ (Tech. Univ. Łódź, POLAND)</i>	

7 Signal Processing

A 3 rd Order 1.5-bit Continuous-Time (CT) Sigma-Delta ($\Sigma\Delta$) Modulator Optimized for Class D Audio Power Amplifier	531
<i>J. DE MELO (Univ. Nova Lisboa, PORTUGAL), N. PAULINO (UNINOVA/CTS, PORTUGAL)</i>	
A Dedicated High-level Language for Implementing Nonrecursive Filter Banks and Transforms	536
<i>M. PARFIENIUK (Białystok Univ. of Techn., POLAND)</i>	
A Quasi-Equiripple Design of IIR Filters with Unequal Number of Poles and Zeros	541
<i>J. KONOPACKI, K. MOŚCIŃSKA (Silesian Univ. of Techn., POLAND)</i>	
Digital Predistorter for 64QAM Modulation Based on FPGA Device	546
<i>J. POCHMARA, P. KATARZYŃSKI (Poznań Univ. of Techn., POLAND)</i>	
Expandable GSM and GPS Systems Simulator	552
<i>J. POCHMARA, J. PAŁASIEWICZ, P. SZABLATA (Poznań Univ. of Techn., POLAND)</i>	
FPGA Implementation of Feature Extraction Algorithm for Speaker Verification	557
<i>M. STAWORKO, M. RAWSKI (Warsaw Univ. of Techn., POLAND)</i>	
Integrated Circuit for Detection of Acoustic Emergency Signals in Road Traffic	562
<i>M. MIELKE, A. SCHÄFER, R. BRÜCK (Univ. Siegen, GERMANY)</i>	
Measurement Synchronization in the Vibration Diagnostic System of High Power Electric Machines	566
<i>M. MAKOWSKI, P. PIETRZAK, B. PEKOSŁAWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Modeling and Signal Integrity Testing of Digital Potentiometers	570
<i>B. SEVCIK (Brno Univ. of Techn., CZECH REPUBLIC)</i>	
Power Efficient Hardware Implementation of a Fuzzy Neural Network	576
<i>R. DŁUGOSZ (EPFL, SWITZERLAND), V. KOLODYAZHNIY (Univ. Basel, SWITZERLAND), W. PEDRYCZ (Univ. Alberta, CANADA)</i>	
Processing of the Image from Infrared Focal Plane Array Using FPGA-based System	581
<i>T. SOSNOWSKI, G. BIESZCZAD, M. KASTEK, H. MADURA (Military Univ. of Techn., POLAND)</i>	
Uncertainty in Iris Recognition Based on Texture Analysis	587
<i>K. GRABOWSKI, M. ZUBERT, M. NAPIERALSKA, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	

8 Embedded Systems

Alvis Approach to Hexor Robot Controller Development	595
<i>M. SZPYRKA (AGH Univ. of Science and Techn. and Jan Kochanowski Univ., POLAND), P. MATYASIK, R. MRÓWKA (AGH Univ. of Science and Techn., POLAND)</i>	
Embedded Debugging for NoCs	601
<i>M. STĘPNIIEWSKA, O. STANKIEWICZ, A. ŁUCZAK, J. SIAST (Poznań Univ. of Techn., POLAND)</i>	
Petri Nets and Activity Diagrams in Logic Controller Specification - Transformation and Verification	607
<i>I. GROBELNA, M. GROBELNY, M. ADAMSKI (Univ. Zielona Góra, POLAND)</i>	
Scripting Languages for Simulations Support in Modern SCADA Systems	613
<i>P. MARCINIAK, Z. KULESZA, A. NAPIERALSKI, R. KOTAS (Tech. Univ. Łódź, POLAND)</i>	

9 Medical Applications

Design Methodology for Synthetic Biosystems	621
<i>M. MADEC, C. LALLEMENT, Y. GENDRAULT (InESS, FRANCE), J. HAIECH (LIT, FRANCE)</i>	

Image Sensor - based Fluorescence Detection for Microfluidical Chips	627
<i>R. WALCZAK (Wrocław Univ. of Techn. and Institute of Electron Techn., POLAND)</i>	
Lab-on-a-chip for Developmental Competence Assessment of Bovine Oocytes	633
<i>R. WALCZAK, P. SZCZEPAŃSKA, J. DZIUBAN (Wrocław Univ. of Techn., POLAND), B. KEMPISTY, M. JACKOWSKA, P. ANTOSIK, J. JAŚKOWSKI (Poznań Univ. of Life Sciences, POLAND), A. CHEŁMOŃSKA-SOYTA (Polish Academy of Science, POLAND)</i>	
Model of Human Palm Controlled by Glove with Micromachined Accelerometers	637
<i>R. KOTAS, Z. KULESZA, W. TYLMAN, A. NAPIERALSKI, P. MARCINIAK (Tech. Univ. Łódź, POLAND)</i>	
Parallel Processing of Statistical Data Using Graphical Processor for Changeability Evaluation of Human Voice Parameters	643
<i>D. KRZESIMOWSKI, M. WOJTERA, Z. CIOTA, B. SAKOWICZ (Tech. Univ. Łódź, POLAND)</i>	
Index of Authors	647