

2010 Device Research Conference

(DRC 2010)

Notre Dame, Indiana, USA
21-23 June 2010



IEEE Catalog Number: CFP10DRC-PRT
ISBN: 978-1-4244-6562-0

Table of Contents

Session I. PLENARY SESSION

1-8

- I.-1 **Microelectronics in the “More than Moore” Era**
8:50 AM K. D. Wise, Center for Wireless Integrated MicroSystems, The University of Michigan, Ann Arbor, Michigan, USA
- I.-2 **Computation with Quantum Systems**
10:10 AM D. Wineland, NIST, Boulder, Colorado, USA
- I.-3 **Transistors: Past, Present, Future, and Future-er**
11:10 AM S. Natarajan, Director, Intel Corporation, Hillsboro, Oregon, USA

Session II.A. MOSFETs and TFETs

9-30

- II.A-1 **Tunnel Field-Effect Transistors - Status and Prospects**
1:30 PM A. Seabaugh University of Notre Dame, Department of Electrical Engineering, Notre Dame, Indiana, USA
- II.A-2 **Investigation of the Scalability of Ultra Thin Body (UTB) Double Gate Tunnel FET using Physics based 2D Analytical Model**
2:10 PM L. Liu and S. Datta, Department of Electrical Engineering, The Pennsylvania State University, University Park, Pennsylvania, USA
- II.A-3 **Geometry dependent Tunnel FET performance – Dilemma of electrostatics vs. quantum confinement**
2:30 PM Y. Lu^{1,2}, A. Seabaugh^{1,2}, P. Fay^{1,2}, S. J. Koester³, S. E. Laux⁴, W. Haensch⁴, and S. O. Koswatta^{2,4},
¹Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA, ²Midwest Institute for Nanoelectronics Discovery (MIND), University of Notre Dame, Notre Dame, Indiana, USA ³Electrical Engineering, University of Minnesota, Minneapolis, Minnesota, USA, and ⁴IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- II.A-4 **Revisiting the Impact on Sub-Threshold Regions in Uniaxially-Strained FETs (Withdrawn)**
2:50 PM M. H. Na¹, K. Mcstay¹, and E. J. Nowak², ¹IBM Semiconductor Research and Development Center, Hopewell Junction, New York, USA and ²IBM Semiconductor Research and Development Center, Essex Junction, Vermont, USA
- II.A-5 **Work-Function Engineering in Novel High Al Composition Al_{0.72}Ga_{0.28}N/AlN/GaN HEMTs**
3:30 PM G. Li, T. Zimmermann, Y. Cao, C. Lian, X. Xing, R. Wang, P. Fay, H. Xing, and D. Jena, Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA
- II.A-6 **Ultra Shallow Junctions with High Dopant Activation and GeO₂ Interfacial Layer for Gate Dielectric in Germanium MOSFETs**
3:50 PM G. Thareja¹, S. Chopra², B. Adams², N. Patil¹, Y. Ta², P. Porshnev², Y. Kim², S. Moffatt², D. Loftis³, R. Brennan³, G. Goodman⁴, I. Abdelrehim⁴, K. Saraswat¹ and Y. Nishi¹, ¹Electrical Engineering, Stanford University, Stanford, California, USA, ²Applied Materials Inc, Sunnyvale, California, USA, ³Solecon Laboratories, Reno, Nevada, USA and ⁴Evans Analytical Lab, California, USA
- II.A-7 **Achieving high-performance Ge MOS devices using high-k gate dielectrics Ga₂O₃(Gd₂O₃) of sub-nm EOT**
4:10 PM L. K. Chu¹, R. L. Chu¹, C. A. Lin², T. D. Lin¹, T. H. Chiang¹, J. Kwob³ and M. Hong¹, ¹Dept. of Mat. Sci. and Eng., ²Dept. of Phys., Natl. Tsing Hua Univ., HsinChu, Taiwan, ROC and ³Ctr. for Condensed Matter Sciences, Natl. Taiwan Univ., Taipei, Taiwan, ROC
- II.A-8 **Fermi Level Unpinning of GaSb(100) using Plasma Enhanced ALD Al₂O₃ Dielectric**
4:30 PM A. Ali¹, H. S. Madan¹, A. P. Kirk², R. M. Wallace², D. A. Zhao¹, D. A. Mourey¹, M. Hudait³, T. N. Jackson¹, B. R. Bennett⁴, J. B. Boos⁴, and S. Datta¹, ¹Penn State University, University Park, Pennsylvania, USA, ²The University of Texas at Dallas, Richardson, Texas, USA, ³Virginia Tech, Blacksburg, Virginia, USA, and ⁴Naval Research Laboratory, Washington, District of Columbia, USA

- II.A-9 **All oxide field-effect transistors formed at atomic-layer-deposited LaAlO₃/SrTiO₃ interface**
 4:50 PM L. Dong¹, M. Xu¹, Y. Q. Liu², Y. Q. Wu¹, R. Colby¹, E. A. Stach¹, R. G. Gordon², and P. D. Ye¹, ¹School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA and ²Department of Chemistry and Chemical Biology, Harvard University, Cambridge, Massachusetts, USA

Session II.B. Spintronics and Magnetic Memory

31-44

- II.B-1 **Electric Field Control of Spin Precession in a Spin-Injected Field Effect Transistor**
 1:30 PM M. Johnson¹, H. C. Koo², J. Eom², S. H. Han² and J. Chang², ¹Naval Research Laboratory, Washington District of Columbia, USA and ²Center for Spintronics Research, Korea Institute of Science and Technology, Seongbukgu, Seoul, KOREA
- II.B-2 **Switching Probability in All-Perpendicular Spin Valves**
 2:10 PM D. Bedau¹, H. Liu¹, M. Klein¹, J. Z. Sun², J. A. Katine³, E. E. Fullerton⁴, S. Mangin⁵, and A. D. Kent¹, ¹Department of Physics, New York University, New York, New York, USA, ²IBM T. J. Watson Research Center, Yorktown Heights, New York, USA, ³San Jose Research Center, Hitachi-GST, San Jose, California, USA, ⁴CMRR, University of California, San Diego, La Jolla, California, USA, and ⁵IJL, Nancy-Université, UMR CNRS 7198, Vandoeuvre, FRANCE
- II.B-3 **Enhanced Spin Injection into Single Layer Graphene with Atomically Smooth MgO Barrier**
 2:30 PM W. Han, K. Pi, K. M. McCreary, Y. Li, and R. K. Kawakami, Department of Physics and Astronomy, University of California, Riverside, California, USA
- II.B-4 **Gate control of a spin transistor vis spin-orbit "focusing" of electron beams**
 2:50 PM D. H. Berman and M. E. Flatté, Department of Physics, University of Iowa, Ames, Iowa, USA
- II.B-5 **All-Spin Logic**
 3:30 PM B. Behin-Aein^{1,2} and S. Datta^{1,2}, ¹Department of Electrical and Computer Engineering, Purdue University, W. Lafayette, Indiana, USA and ²NSF Network for Computational Nanotechnology (NCN), Purdue University, W. Lafayette, Indiana, USA
- II.B-6 **Modeling and Analysis of Read (RD) Disturb in 1T-1STT MTJ Memory Bits**
 4:10 PM A. Raychowdhury, D. Somasekhar, T. Karnik, and V. K. De, Circuits Research Lab, Intel Corporation, Hillsboro, Oregon, USA
- II.B-7 **Late News**
 4:30 PM
- II.B-8 **Late News**
 4:50 PM

Session III. Poster Session

45-146

- III-1 **Great reduction of interfacial traps in Al₂O₃/GaAs (100) starting with Ga-rich surface and through systematic thermal annealing**
 Y. C. Chang^{1,2}, C. Merckling³, J. Penaud⁴, C. Y. Lu², G. Brammertz³, W.-E. Wang³, M. Hong¹, J. Kwo¹, J. Dekoster³, M. Caymax³, M. Meuris³, and M. Heyns^{2,3}, ¹National Tsing Hua University, Hsinchu, Taiwan, ROC, ²Katholieke Universiteit Leuven, Leuven, BELGIUM, ³Interuniversity Microelectronics Center (IMEC), Leuven, BELGIUM, and ⁴Riber, Bezons, FRANCE
- III-2 **Tellurium δ-doped 120nm AISb/InAs HEMTs: towards sub-100mV electronics**
 Y. Roelens, A. Olivier, L. Desplanque, A. Noudeviwa, F. Danneville, N. Wichmann, X. Wallart, and S. Bollaert, IEMN, Université de Lille I, Villeneuve d'Ascq, FRANCE
- III-3 **Effects of InP barrier layer thicknesses and different ALD oxides on device performance of In_{0.7}Ga_{0.3}As MOSFETs**
 H. Zhao, N. Kong, Y.-T. Chen, Y. Wang, F. Xue, F. Zhou, S. K. Banerjee and J. C. Lee, Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas, USA

- III-4 **Comparative Analysis of the Performance of InAs Lateral and Vertical Band-to-Band Tunneling Transistors**
K. Ganapathi, Y. Yoon and S. Salahuddin, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, California, USA.
- III-5 **Flatband Voltage Tuning and EOT Reduction for SiO₂/HfO₂/TiN Gate Stacks via Lanthanum Oxide Capping Layers using Two Different Lanthanum Precursors**
C. K. Chiang^{1,3}, H. Y. Huang¹, C. H. Wu², J. F. Lin³, C. C. Liu³, C. L. Yang³, J. Y. Wu³, and S. J. Wang¹,
¹Institute of Microelectronics, Dept. of Electrical Eng., National Cheng Kung Univ., Tainan, Taiwan, ROC,
²Dept. of Microelectronics Eng., Chung Hua Univ., Hsinchu, Taiwan, ROC, and ³United Microelectronics Corporation, Science-Based Industrial Park, Hsinchu, Taiwan, ROC
- III-6 **Scalability Study of In_{0.7}Ga_{0.3}As HEMTs for 22nm node and beyond Logic Applications**
E. Hwang¹, S. Mookerjee¹, M. K. Hudait² and S. Datta¹, ¹The Pennsylvania State University, University Park, Pennsylvania, USA and ²Virginia Tech University, Blacksburg, Virginia, USA
- III-7 **Factors Enhancing In_{0.7}Ga_{0.3}As MOSFETs and Tunneling FETs Device performance**
H. Zhao¹, N. Goel², J. Huang², Y. Chen¹, J. Yum¹, Y. Wang¹, F. Zhou¹, F. Xue¹, and J. Lee¹, ¹Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, Texas, USA and ²SEMATECH, Austin, Texas, USA
- III-8 **Graphene Based Heterostructure Tunnel-FETs for Low-Voltage/High-Performance ICs**
Y. Khatami, M. Krall, H. Li, C. Xu, and K. Banerjee, Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA
- III-9 **Non-Hysteretic Ferroelectric Tunnel FET with Improved Conductance at Curie Temperature**
L. Lattanzio, G. A. Salvatore, and A. M. Ionescu, Nanoelectronic Devices Laboratory (Nanolab), Ecole Polytechnique Fédérale de Lausanne, Lausanne, SWITZERLAND
- III-10 **Influence of Temperature on High Frequency Performance of Graphene Nano Ribbon Field Effect Transistor**
N. Meng, J. F. Fernandez, D. Vignaud, G. Dambrine, and H. Happy, Institut d'Electronique, de Microélectronique et de Nanotechnologie, UMR-CNRS, Villeneuve d'Ascq, FRANCE
- III-11 **Nanowire-mask based fabrication of high mobility and low noise graphene nanoribbon short-channel field-effect transistors**
G. Xu¹, J. Bai², C. M. Torres Jr.¹, E. B. Song¹, J. Tang¹, Y. Zhou¹, X. Duan³, Y. Zhang⁴, Y. Huang² and K. L. Wang¹, ¹Department of Electrical Engineering, ²Department of Material Science and Engineering, ³Department of Chemistry and Biochemistry, University of California at Los Angeles, Los Angeles, California, USA and ⁴Molecular Foundry, Lawrence Berkeley National Laboratory, Berkeley, California, USA
- III-12 **Mobility and Velocity-Field Relationship in Graphene**
V. Dorgan, M.-H. Bae, and E. Pop, Dept. of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Illinois, USA and Micro and Nanotechnology Lab, Urbana, Illinois, USA
- III-13 **Graphene Nanoribbon Schottky-barrier FETs for End-of-the-roadmap CMOS: Challenges and Opportunities**
Q. Zhang^{1,2}, Y. Lu¹, G. H. Xing¹, C. A. Richter², S. J. Koester³, and S. O. Koswatta⁴, ¹Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA, ²National Institute of Standards and Technology, Semiconductor Electronics Div., Gaithersburg, Maryland, USA, ³Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, Minnesota, USA, and ⁴IBM Research Division, T. J. Watson Research Center, Yorktown Heights, New York, USA
- III-14 **Device Characteristics of single-layer Graphene FETs grown on Copper**
K. Tahy¹, M. J. Fleming², B. Raynal¹, V. Protasenko¹, S. Koswatta³, D. Jena¹, H. Xing¹ and M. Kelly¹,
¹Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA and ²Department of Chemistry, Saint Mary's College, Notre Dame, Indiana, USA

- III-15 **A Computational Study on the Device Performance of Graphene Nanoribbon Heterojunction Tunneling FETs based on Bandgap Engineering**
K.-T. Lam, H. Da, S.-K. Chin, G. Samudra, Y.-C. Yeo and G. Liang, Computational Nanoelectronic and Nano-device Lab, Department of Electrical and Computer Engineering, National University of Singapore, Singapore, REPUBLIC OF SINGAPORE
- III-16 **Thickness dependence of carrier mobility in mono- and bi-layer graphene with HfO₂ gate dielectric**
B. Fallahazad¹, S. Kim¹, L. Colombo², E. Tutuc¹, ¹Microelectronics Research Center, University of Texas at Austin, Austin, Texas, USA and ²Texas Instruments, Inc., Dallas, Texas, USA
- III-17 **Majority and Minority Carrier Mobility Behavior and Device Modeling of Doped CVD Monolayer Graphene Transistors**
O. M. Nayfeh, S. Kilpatrick, and M. Dubey, United States Army Research Laboratory, Adelphi, Maryland, USA
- III-18 **Programmable Nanomagnet-Logic Majority Gate**
E. Varga¹, M. T. Niemier², G. H. Bernstein¹, W. Porod¹, and X. S. Hu², ¹Dept. of Elec. Eng. And ²Dept. of Comp. Sci. and Eng., University of Notre Dame, Notre Dame, Indiana, USA
- III-19 **Experimental Demonstration of Non-Majority, Nanomagnet Logic Gates**
E. Varga¹, M. Siddiq¹, M.T. Niemier², M.T. Alam¹, G.H. Bernstein¹, W. Porod¹, X.S. Hu², and A. Orlov¹, ¹Dept. of Elec. Eng. and ²Dept. of Comp. Sci. and Eng., U. of Notre Dame, Notre Dame, Indiana, USA
- III-20 **Nonreciprocal amplification of spin-wave signals**
M. Bao, K. Wong, A. Khitun, and K. L. Wang, Department of Electrical Engineering, University of California, Los Angeles, California, USA
- III-21 **Robust path-dependent spin rotation on the nanoscale in a semiconductor quantum well**
B. J. Moehlmann and M. E. Flatté, Department of Physics and Astronomy, University of Iowa, Iowa City, Iowa, USA
- III-22 **Spin Torques Estimation and Magnetization Dynamics in Dual Barrier Resonant Tunneling Penta-Layer Magnetic Tunnel Junctions**
N. N. Mojumder¹, C. Augustine¹, D. E. Nikonov² and K. Roy², ¹School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA and ²Components Research, Intel Corporation, Santa Clara, California, USA
- III-23 **Experimental Demonstration of Fanout for Nanomagnet Logic**
E. Varga¹, S. Liu², M. T. Niemier², W. Porod¹, X. S. Hu², G. H. Bernstein¹, and A. Orlov¹, ¹Dept. of Elec. Eng. and ²Dept. of Comp. Sci. and Eng., U. of Notre Dame, Notre Dame, Indiana, USA
- III-24 **Interface and Oxide Quality of CoFeB/MgO/Si Tunnel Junctions**
J. Shaw¹, H.-W. Tseng², S. Rajwade¹, L.-T. Tung¹, R. A. Buhrman², and E. C. Kan¹, ¹School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA and ²School of Applied & Engineering Physics, Cornell University, Ithaca, New York, USA.
- III-25 **New Phenomena for the Lifetime Prediction of TANOS-based Charge Trap NAND Flash Memory**
J. Kim, C. Kang, S-I. Chang, J. Kim, Y. Jeong, C. Park, J-H. Kang, S-H. Kim, S. Hwang, B-I. Choe, J. Park, J. Chung, Y. Park, J. Choi and C. Chung, Semiconductor R&D Center, Samsung Electronics Co., LTD., Banwol-dong, Hwasung-City, Gyeonggi-Do, KOREA
- III-26 **Low Power Loadless 4T SRAM cell based on Degenerately Doped Source (DDS) In_{0.53}Ga_{0.47}As Tunnel FETs**
V. Saripalli, D. K. Mohata, S. Mookerjee, S. Datta and V. Narayanan, The Pennsylvania State University, University Park, Pennsylvania, USA
- III-27 **Implications of Record Peak Current Density In_{0.53}Ga_{0.47}As Esaki Tunnel Diode on Tunnel FET Logic Applications**
D. K. Mohata¹, D. Pawlik², L. Liu¹, S. Mookerjee¹, V. Saripalli¹, S. Rommel² and S. Datta¹, ¹Pennsylvania State University, University Park, Pennsylvania, USA and ²Rochester Institute of Technology, Rochester, New York, USA

- III-28 **Controlled 1.3 – 1.55 μm Coherent Emission from Microbelt-Like Optical Cavities Formed by Rolled-up InAs Quantum Dot Tubes**
F. Li¹, Z. Mia¹ and P. Poole², ¹Department of Electrical and Computer Engineering, McGill University, Montreal, Quebec, CANADA and ²Institute for Microstructural Sciences, National Research Council of Canada, Ottawa, Ontario, CANADA
- III-29 **Fast Response of Actuators with Self Assembly Nanoparticle Electrodes and Ionic Liquids**
S. Liu¹, Y. Liu¹, R. Montazami³, V. Jain⁴, J. R. Heflin⁵, and Q. Zhang^{1,2}, ¹Department of Electrical Engineering, Penn State, University Park, Pennsylvania, USA, ²Materials Research Institute, Penn State, University Park, Pennsylvania, USA, ³Department of Materials Science and Engineering, Virginia Tech, Blacksburg, Virginia, USA, ⁴Macromolecular Science and Engineering, Virginia Tech, Blacksburg, Virginia, USA, and ⁵Department of Physics, Virginia Tech, Blacksburg, Virginia, USA
- III-30 **Substrate effects on metal-oxide single electron transistors electrometer measurements**
H. C. George, A. O. Orlov, and G. L. Snider, Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA
- III-31 **DC and flicker noise models for passivated single-walled carbon nanotube transistors**
L. Yu, S. Kim and S. Mohammadi, Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana, USA
- III-32 **CMOS Kink Effect-Induced Instability in Al/AIOx Single Electron Transistors**
A. A. Prager, H. C. George, A. O. Orlov, and G. L. Snider, Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA
- III-33 **Room Temperature Nonlinear Ballistic Nanodevices for Logic Applications**
V. Kaushal, I. Iñiguez-de-la-Torre, and M. Margala, Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, Massachusetts, USA
- III-34 **Sub-THz Frequency Analysis in Nano-scale Devices at Room Temperature**
I. Iñiguez-de-la-Torre¹, V. Kaushal¹, M. Margala¹, T. González² and J. Mateos², ¹Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, Massachusetts, USA and ²Departamento de Física Aplicada, Universidad de Salamanca, Salamanca, SPAIN
- III-35 **Effect of Uniaxial Tensile Strain on Electrical Performance of Amorphous IGZO TFTs and Circuits on Flexible Metal Foils**
S. A. Khan, P.-C. Kuo, A. Jamshidi-Roudbari and M. Hatalis, Department of Electrical Engineering, Lehigh University, Bethlehem, Pennsylvania, USA
- III-36 **Amorphous InGaZnO Logic Gates for Transparent Electronics**
H. Luo, P. Wellenius, L. Lunardi and J. F. Muth, Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, North Carolina, USA
- III-37 **Solution-processed zinc-tin oxide thin-film transistors with high performance and improved uniformity**
C.-G. Lee and A. Dodabalapur, Microelectronics Research Center, University of Texas at Austin, Texas, USA
- III-38 **Reduced Self-heating in AlGaIn/GaN HEMTs Using Nanocrystalline Diamond Heat Spreading Films**
M. J. Tadjer¹, T. J. Anderson², K. D. Hobart², T. I. Feygelson³, M. A. Mastro², J. D. Caldwell², J. K. Hite², C. R. Eddy, Jr.², F. J. Kub², J. E. Butler², and J. Melngailis¹, ¹University of Maryland, College Park, Maryland, USA and ²Naval Research Laboratory, Washington, District of Columbia, USA, and ³SAIC, Inc., Washington, District of Columbia, USA
- III-39 **Self-consistent Electro-Thermal Simulation of AlGaIn/GaN HEMTs for Reliability Prediction**
F. Gao^{1,2}, H.-Y. Lo², R. Ram², and T. Palacios², ¹Department of Materials Science and Engineering and ²Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, Massachusetts, USA

- III-40 **High Performance E-mode InAlN/GaN HEMTs: Interface States from Subthreshold Slopes**
R. Wang¹, X. Xing¹, T. Fang¹, T. Zimmermann¹, C. Lian¹, G. Li¹, P. Saunier², X. Gao³, S. Guo³, G. Snider¹, P. Fay¹, D. Jena¹, and H. Xing¹, ¹Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA, ²Triquint Semiconductor, Richardson, Texas, USA, and ³IQE RF LLC, Somerset, New Jersey, USA
- III-41 **Influence of crystal orientation on the current gain in 4H-SiC BJTs**
R. Ghandi, B. Bouno, M. Domeij, S. Shayestehaminzadeh, C.-M. Zetterling and M. Östling, School of Information and Communication Technology, KTH, Royal Institute of Technology, Stockholm, SWEDEN
- III-42 **Room Temperature operation and DC characteristics of InAlN/GaN/AlGaN Hot Electron Transistors with common base transfer ratio, $\alpha = 0.97$**
S. Dasgupta¹, Nidhi¹, A. Raman¹, J. S. Speck², and U. K. Mishra¹, ¹Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA and ²Materials Department, University of California, Santa Barbara, California, USA
- III-43 **MOCVD grown normally-OFF type AlGaN/GaN HEMTs on 4 inch Si using p-InGaN Cap Layer with High Breakdown**
S. L. Selvaraj, K. Nagai and T. Egawa, Research Center for Nano-Device and System, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya, JAPAN
- III-44 **Self-aligned Enhancement-mode AlGaN/GaN HEMTs Using 25 keV Fluorine Ion Implantation**
H. Chen, M. Wang, and K. J. Chen, Dept. of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong
- III-45 **Effects of Nanoscale Contacts to Silicon Nanowires on Contact Resistance: Characterization and Modeling**
J. T. Smith¹, Y. Zhao², C. Yang^{2,3}, and J. Appenzeller¹, ¹Department of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA, ²Department of Physics, Purdue University, West Lafayette, Indiana, USA, and ³Department of Chemistry, Purdue University, West Lafayette, Indiana, USA
- III-46 **Characterization of the Metal-Semiconductor and Metal-Insulator-Semiconductor Junctions between Single-walled Carbon Nanotube Films and Si Substrates**
A. Behnam, N. A. Radhakrishna, and A. Ural, Electrical and Computer Engineering, University of Florida, Gainesville, Florida, USA
- III-47 **RF NEM Capacitive Switch Based on Dense Horizontal Arrays of CNTs**
D. Acquaviva¹, A. Arun¹, S. Esconjauregui², J. Cao¹, R. Smajda³, D. Buovet¹, A. Magrez³, L. Forro³, J. Robertson² and A. M. Ionescu¹, ¹Nanolab, ²Engineering Department, Cambridge University, Cambridge, UK, and ³LNNME, EPFL, Lausanne, SWITZERLAND
- III-48 **Ge-Si_xGe_{1-x} Core-Shell Nanowire Tunneling Field-Effect Transistors**
J. Nah, Y. Kim, E.-S. Liu, K. M. Varahramyan, S. K. Banerjee, and E. Tutuc, Microelectronics Research Center, The University of Texas, Austin, Texas, USA

Session IV.A. High Speed Devices

147-168

- IV.A-1 **III-V FET Channel Designs for High Current Densities and Thin Inversion Layers**
8:20 M. Rodwell¹, W. Frenslley², S. Steiger⁴, E. Chagarov³, S. Lee⁴, H. Ryu⁴, Y. Tan⁴, G. Hegde⁴, L. Wang³, J. Law¹, T. Boykin⁵, G. Klimek⁴, P. Asbeck³, and A. Kummel³, ¹ECE Department, University of California, Santa Barbara, California, USA, ²University of Texas, Dallas, Texas, USA, ³University of California, San Diego, California, USA, ⁴Purdue University, West Lafayette, Indiana, USA, and ⁵University of Alabama, Huntsville, Alabama, USA
- IV.A-2 **High performance 110 nm InGaAs/InP DHBTs in dry-etched in-situ refractory emitter contact technology**
9:00 V. Jain¹, E. Lobisser¹, A. Baraskar¹, B. J. Thibeault¹, M. Rodwell¹, Z. Griffith², M. Urteaga², S. T. Bartsch³, D. Loubychev⁴, A. Snyder⁴, Y. Wu⁴, J. M. Fastenau⁴ and W.K. Liu⁴, ¹ECE Department, University of California, Santa Barbara, California, USA, ²Teledyne Scientific & Imaging, Thousand Oaks, California, USA, ³Nanoelectronics Device Laboratory, Ecole Polytechnique Fédéral de Lausanne (EPFL), Lausanne SWITZERLAND, and ⁴IQE Inc., Bethlehem, Pennsylvania, USA

- IV.A-3
9:20 AM **T-gate technology for N-polar GaN-based self-aligned MIS-HEMTs with state-of-the-art f_{MAX} of 127 GHz: Pathway towards scaling to 30nm GaN HEMTs**
Nidhi¹, S. Dasgupta¹, D. F. Brown², S. Keller¹, J. S. Speck³, and U. K. Mishra¹, ¹Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA, ²Hughes Research Laboratories, Malibu, California, USA and ³Materials Department, University of California, Santa Barbara, California, USA
- IV.A-4
9:40 AM **Depletion-mode Pseudomorphic In_{0.22}Ga_{0.78}As-Channel MOSFETs with InAlP Native Oxide Gate Dielectric for RF Applications**
X. Xing, W. Yuan, D. Hall and P. Fay, Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA
- IV.A-5
10:20 AM **Vertically scaled GaN/AlN DH-HEMTs with regrown n⁺GaN ohmic contacts by MBE**
I. Milosavljevic, K. Shinohara, D. Regan, S. Burnham, A. Corrion, P. Hashimoto, D. Wong, M. Hu, C. Butler, A. Schmitz, P.J. Willadsen, and M. Micovic, HRL Laboratories LLC, Malibu, California, USA
- IV.A-6
10:40 AM **Gated Tunnel Diode with a Reactive Bias Stabilizing Network for 60 GHz Impulse Radio Implementations**
M. Egard¹, M. Årlelid², E. Lind¹, and L.-E. Wernersson², ¹Solid State Physics and ²Electrical and Information Technology, Lund University, Lund, SWEDEN
- IV.A-7
11:00 AM **Sub-Micron InGaAs Esaki Diodes With Record High Peak Current Density**
D. Pawlik¹, M. Barth¹, P. Thomas¹, S. Kurinec¹, S. Mookerjee², D. Mohata², S. Datta², S. Cohen³, D. Ritter³, S. Rommel¹, ¹Department of Electrical and Microelectronic Engineering, Rochester Institute of Technology, Rochester, New York, USA, ²Department of Electrical Engineering, Pennsylvania State University, University Park, Pennsylvania, USA, and ³Department of Electrical Engineering, Technion, Haifa, ISRAEL
- IV.A-8
11:20 AM **A Quantum Ring Detector for the 1-3 Terahertz Range with Very High Responsivity and Specific Detectivity**
S. Bhowmick¹, G. Huang¹, W. Guo¹, C. S. Lee¹, P. Bhattacharya¹, G. Ariyawansa² and A. G. U. Perera², ¹Solid State Electronics Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, USA and ²Department of Physics and Astronomy, Georgia State University, Atlanta, Georgia, USA
- IV.A-9
11:40 AM **Enhanced Responsivity in a Novel AlGaIn / GaN Plasmon-Resonant Terahertz Detector Using Gate-Dipole Antenna with Parasitic Elements**
T. Tanigawa¹, T. Onishi¹, S. Takigawa¹ and T. Otsuji², ¹Semiconductor Device Research Center, Semiconductor Company, Panasonic Corporation, Nagaokakyo, Kyoto, JAPAN, and ²Research Institute of Electrical Communication, Tohoku University, Aoba-Ku, Sendai, JAPAN

Session IV.B. Thin Film Transistors (I) and MEMS

169-184

- IV.B-1
8:20 AM **Organic transistor technology options for device performance versus technology options for increased circuit reliability and yield on foil**
J. Genoe^{1,2}, K. Myny^{1,2,3}, S. Steudel¹, S. Smout¹, P. Vicca¹, B. van der Putten⁵, A. K. Tripathi⁵, N. A. J. M. van Aerle⁴, G. H. Gelinck⁵, W. Dehaene³, P. Heremans^{1,3}, ¹IMEC, Leuven, BELGIUM, ²KHLim, Universitaire Campus, Diepenbeek, BELGIUM, ³ESAT, KULeuven, Leuven, BELGIUM, ⁴Polymer Vision, Eindhoven, THE NETHERLANDS, and ⁵TNO-Holst Centre, Eindhoven, THE NETHERLANDS
- IV.B-2
9:00 AM **Top-Contact Organic Transistors and Complementary Circuits Fabricated using High-Resolution Silicon Stencil Masks**
F. Ante¹, F. Letzkus², J. Butschke², U. Zschieschang¹, J. N. Burghartz², K. Kern^{1,3}, H. Klauk¹, ¹Max Planck Institute for Solid State Research, Stuttgart, GERMANY, ²Institut für Mikroelektronik/IMS CHIPS, Stuttgart, GERMANY, and ³Ecole Polytechnique Fédérale de Lausanne, Lausanne, SWITZERLAND
- IV.B-3
9:20 AM **Low-Voltage, High-Mobility Organic Thin-Film Transistors with Improved Stability**
U. Zschieschang¹, T. Yamamoto², K. Takimiya², H. Kuwabara³, M. Ikeda³, T. Sekitani³, T. Someya⁴ and H. Klauk¹, ¹Max Planck Institute for Solid State Research, Stuttgart, Germany, ²Hiroshima University, Higashi-Hiroshima, JAPAN, ³Nippon Kayaku Co., Ltd., Kita-ku, Tokyo, JAPAN, and ⁴University of Tokyo, Tokyo, JAPAN

- IV.B-4 **High retention-time nonvolatile amorphous silicon TFT memory for static active matrix OLED display without pixel refresh**
9:40 AM
Y. Huang, B. Hekmatshoar, S. Wagner and J. C. Sturm, Princeton Institute for the Science and Technology of Materials (PRISM), Department of Elect. Eng., Princeton University, Princeton, New Jersey, USA
- IV.B-5 **Resonant Body Transistors**
10:20 AM
A. M. Ionescu, Nanolab, Ecole Polytechnique Fédérale de Lausanne (EPFL), Lausanne, SWITZERLAND
- IV.B-6 **Nano-Electro-Mechanical Vibrating Body FET Resonator for High Frequency Integrated Oscillators**
11:00 AM
D. Grogg, A. Lovera and A. M. Ionescu, Nanoelectronic Devices Laboratory (NanoLab), Ecole Polytechnique Fédérale de Lausanne, SWITZERLAND
- IV.B-7 **Late News**
11:20 AM
- IV.B-8 **Late News**
11:40 AM

Session V.A Wide Bandgap Devices

185-202

- V.A-1 **Recent Progress in GaN FETs on Silicon Substrate for Switching and RF Power Applications**
1:30 PM
H. Miyamoto and H. Shimawaki, Nano Electronics Research Laboratories, NEC Corporation, Otsu, Shiga, JAPAN
- V.A-2 **Scalable E-mode N-polar GaN MISFET devices and process with self-aligned source/drain regrowth**
2:10 PM
U. Singiseti¹, M. H. Wong¹, Sa. Dasgupta¹, Nidhi¹, B. L. Swenson¹, B. J. Thibeault¹, J. S. Speck² and U. K. Mishra¹, ¹ECE and ²Materials Departments, University of California, Santa Barbara, CA, 93106, USA
- V.A-3 **Breakdown Mechanism in AlGaIn/GaN HEMTs on Si Substrate**
2:30 PM
B. Lu¹, E. L. Piner² and T. Palacios¹, ¹Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, Massachusetts, USA and ²Nitronex Corporation, Durham, North Carolina, USA
- V.A-4 **Preliminary reliability at 50 V of State-of-the-Art RF power GaN-on-Si HEMTs**
2:50 PM
F. Medjdoub, D. Marcon, J. Das, J. Derluyn, K. Cheng, S. Degroote, M. Germain and S. Decoutere, IMEC, Leuven, BELGIUM
- V.A-5 **4H-SiC DMOSFETs for Power Conversion Applications: Successes and Ongoing Challenges**
3:30 PM
B. Hull, J. Zhang, M. Das, S.-H. Ryu, C. Jonas, S. Dhar, S. Haney, R. Callanan, and J. Richmond, Cree, Inc., Durham, North Carolina, USA
- V.A-6 **Dispersion-free AlGaIn/GaN CAVET with low R_{on} achieved with plasma MBE regrown channel with Mg-ion-implanted current blocking layer**
4:10 PM
S. Chowdhury, M. H. Wong, B. L. Swenson and U. K. Mishra, Department of Electrical and Computer Engineering University of California, Santa Barbara, California, USA
- V.A-7 **Late News**
4:30 PM
- V.A-8 **Late News**
4:50 PM

Session V.B Graphene Devices and Modeling

203-218

- V.B-1 **Graphene-based fast electronics and optoelectronics**
1:30 PM Ph. Avouris, Y.-M. Lin, F. Xia, T. Mueller, D. B. Farmer, C. Dimitrakopoulos, and A. Grill, IBM T.J. Watson Research Center, Yorktown Heights, New York, USA
- V.B-2 **Overview of DARPA Carbon Electronics for RF Applications Program (CERA)**
2:10 PM J. Albrecht, DARPA MTO Office, Arlington, Virginia, USA
- V.B-3 **Self-Aligned Graphene-on-SiC and Graphene-on-Si MOSFETs on 75 mm Wafers**
2:50 PM J. S. Moon¹, D. Curtis¹, M. Hu¹, S. Bui, D. Wheeler, T. Marshall, H. Sharifi, D. Wong, D. K. Gaskill², P. M. Campbell², P. Asbeck³, G. Jernigan², J. Tedesco², B. VanMil², R. Myers-Ward², C. Eddy, Jr.², X. Weng⁴, J. Robinson⁴, and M. Fanton⁴, ¹HRL Laboratories, LLC, Malibu, California, USA, ²Naval Research Laboratories, Washington, District of Columbia, USA, ³University of California at San Diego, La Jolla, California, USA and ⁴Electro-Optics Center, Penn State University, University Park, Pennsylvania, USA
- V.B-4 **Modeling Demands for Nanoscale Devices**
3:30 PM M. Pourfath, V. Sverdlov, and S. Selberherr, Institute for Microelectronics, TU Wien, Vienna, AUSTRIA
- V.B-5 **Structure and doping effects in carbon heterojunction FETs towards barrier-free inter-band tunneling**
4:10 PM Y. Yoon and S. Salahuddin, Electrical Engineering and Computer Sciences, University of California, Berkeley, California, USA
- V.B-6 **Effects of Edge Chemistry Doping on Graphene Nanoribbon Mobility**
4:30 PM Y. Ouyang¹, S. Sanvito² and J. Guo¹, ¹Electrical and Computer Engineering, University of Florida, Gainesville, Florida, USA and ²Department of Physics, Trinity College, Dublin, IRELAND
- V.B-7 **Late News**
4:50 PM

Rump Sessions

219-220

- R.1 **Reaching the Quantum Capacitance Limit - Dead End or New Scaling Path?**
8:30 PM Session Organizers: Zhihong Chen, IBM and Miguel Urteaga, Teledyne Scientific & Imaging
- R.2 **Si, GaN, SiC, ... Who has the (high voltage) power?**
8:30 PM Session Organizers: Tomás Palacios, Massachusetts Institute of Technology, Dimitris Pavlidis, Technische Universität Darmstadt, and Mikael Östling, Royal Institute of Technology (KTH)
- R.3 **Looking for Extra Cache**
8:30 PM Session Organizers: Suman Datta, Penn State University, Eric Pop, University of Illinois, Urbana-Champaign, and Tahir Ghani, Intel Corporation

Joint DRC/EMC Plenary Session

221-222

- 8:30 AM **Epitaxial Graphene: Designing a New Electronic Material**
Walter A. de Heer, Georgia Institute of Technology

Session VI.A Optoelectronics

223-232

- VI.A-1 **Progress in the Growth, Characterization and Device Performance for Nonpolar and Semipolar GaN-based Materials**
10:00 AM J. S. Speck, Materials Department, University of California, Santa Barbara, California, USA

- VI.A-2 **Polarization-Engineered N-face III-V Nitride Quantum Well LEDs**
10:40 AM J. Verma, J. Simon, V. Protasenko, G. Xing, D. Jena, Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA
- VI.A-3 **InGaN/GaN Nanowire Green Light Emitting Diodes on (001) Si Substrates**
11:00 AM M. Zhang, W. Guo, A. Banerjee and P. Bhattacharya, Solid-State Electronics Laboratory, University of Michigan, Ann Arbor, Michigan, USA
- VI.A-4 **Temperature Dependence of Ge/Si Avalanche Photodiodes**
11:20 AM D. Dai¹, J. E Bowers¹, Z. Lu², J. C. Campbell² and Y. Kang³, ¹University of California Santa Barbara, ECE Department, Santa Barbara, California, USA, ²University of Virginia, ECE Department, Charlottesville, Virginia, USA and ³Intel Corporation, Santa Clara, California, USA
- VI.A-5 **Late News**
11:40 AM

Session VI.B Thin Film Transistors (II)

233-246

- VI.B-1 **High Performance and Low Driving Voltage Amorphous InGaZnO Thin-Film Transistors Using High-k HfSiO Dielectrics**
10:00 AM C.-K. Chiang¹, C.-H. Wu², and S.-J. Wang¹, ¹Institute of Microelectronics, Dept. of Electr. Eng., National Cheng Kung Univ., Tainan, TAIWAN and ²Dept. of Microelectronics Eng., Chung Hua Univ., Hsinchu, TAIWAN
- VI.B-2 **Backside Gate Thin Film Transistor based on MOCVD Grown ZnO on SiO₂/Si Substrates**
10:20 AM J.-P. Biethan¹, B. Bayraktaroglu², L. Considine¹ and D. Pavlidis¹, ¹Technische Universität Darmstadt, Department of High Frequency Electronics, Darmstadt, GERMANY and ²Air Force Research Laboratory, Sensors Directorate, AFRL/Ryd, Wright Patterson AFB, Ohio, USA
- VI.B-3 **Growth Temperature Influence on Nanocrystalline ZnO Thin Film FET Performance**
10:40 AM B. Bayraktaroglu and K. Leedy, Air Force Research Laboratory, Sensors Directorate, Wright Patterson AFB, Ohio, USA
- VI.B-4 **Gamma-Ray Irradiation of ZnO Thin Film Transistors and Circuits**
11:00 AM D. Zhao^{1,2}, D. A. Mourey^{1,3}, and T. N. Jackson^{1,2}, ¹Center for Thin Film Devices and Materials Research Institute, ²Department of Electrical Engineering, Penn State University, University Park, Pennsylvania, USA, and ³Department of Materials and Science Engineering, Penn State University, University Park, Pennsylvania, USA
- VI.B-5 **Thermal Effects in Oxide TFTs**
11:20 AM D. A. Mourey^{1,2}, D. A. Zhao^{1,3}, H. H. R. Fok^{1,3}, Y. V. Li^{1,3}, and T. N. Jackson^{1,3}, ¹Center for Thin Film Devices and Materials Research Institute, ²Department of Materials and Science Engineering, and ³Department of Electrical Engineering, Penn State University, University Park, Pennsylvania, USA
- VI.B-6 **Performance Improvements in Polysilicon Source-Gated Transistors**
11:40 AM R. A. Sporea¹, M. J. Trainor², N. D. Young³, J. M. Shannon¹, and S. R. P. Silva¹, ¹Advanced Technology Institute, FEPS, University of Surrey, Guildford, Surrey, UK, ²MiPlaza, Philips Research, High Tech Campus 4, Eindhoven, THE NETHERLANDS and ³Philips Research, Cambridge, UK

Session VII.A Memory

247-266

- VII.A-1 **Non-volatile Spin-Transfer Torque RAM (STT-RAM)**
1:30 PM E. Chen, D. Lottis, A. Driskill-Smith, D. Druist, V. Nikitin, S. Watts, X. Tang, and D. Apalkov, Grandis, Inc., Milpitas, California, USA

- VII.A-2 **Ultra-Low Power Phase Change Memory with Carbon Nanotube Interconnects**
2:10 PM F. Xiong^{1,2}, A. Liao^{1,2}, D. Estrada^{1,2}, and E. Pop^{1,2,3}, ¹Micro & Nanotechnology Laboratory, University of Illinois, Urbana-Champaign, Illinois, USA, ²Dept. of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Illinois, USA and ³Beckman Institute, University of Illinois, Urbana-Champaign, Illinois, USA
- VII.A-3 **Kinetic Monte Carlo simulation of resistive switching and filament growth in electrochemical RRAMs**
2:30 PM F. Pan and V. Subramanian, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, California, USA
- VII.A-4 **A Novel Ferroelectric Memristor Enabling NAND-type Analog Memory Characteristics**
2:50 PM Y. Kaneko¹, H. Tanaka¹, M. Ueda¹, Y. Kato², and E. Fujii¹, ¹Advanced Technology Research Laboratories, Panasonic Corporation and ²Semiconductor Device Research Center, Panasonic Corporation, Soraku-gun, Kyoto, JAPAN
- VII.A-5 **Ultra-thin-body PECVD Ge TFT low-voltage flash memory cell with high-k dielectrics for three-dimensional integration**
3:30 PM J. Lee^{1,2}, J. J. Cha³, T. Naoi⁴, D. A. Muller³, R. B. van Dover⁴, J. T. Shaw¹, and E. C. Kan¹, ¹School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA, ²Flash Core Technology Lab., Semiconductor R&D Center, Samsung Electronics Co., LTD, Gyeonggi-Do, KOREA, ³School of Applied and Engineering Physics, Cornell University, Ithaca, New York, USA, and ⁴Department of Material Science and Engineering, Cornell University, Ithaca, New York, USA
- VII.A-6 **A Charge-Trapping Memory Structure Featuring Low-Voltage High-Speed Operation and 250 °C Retention**
3:50 PM C.-Y. Peng¹, W. Q. Zhang¹, X. Sun¹, Z. G. Liu¹, S. Cui¹, T. P. Ma¹, L. Kornblum² and M. Eizenberg², ¹Department of Electrical Engineering, Yale University, New Haven, Connecticut, USA and ²Department of Materials Engineering, Technion - Israel Institute of Technology, Haifa, ISRAEL
- VII.A-7 **A Novel Multi-bit Non-Uniform Channel Charge Trapping Memory with Virtual-Source NAND Array (Withdrawn)**
4:10 PM H. Gu, L. Pan, P. Zhu, D. Wu, Z. Zhang and J. Xu, Institute of Microelectronics, Tsinghua University, Beijing, PRC
- VII.A-8 **Highly Scalable Vertical Bandgap-Engineered NAND Flash Memory**
4:30 PM S. Cho, Y. Kim, W. B. Shim, D. H. Li, J.-H. Lee, H. Shin, and B.-G. Park, Inter-university Semiconductor Research Center (ISRC) and School of Electrical Engineering and Computer Science, Seoul National University, Shillim-dong, Gwanak-gu, Seoul, REPUBLIC OF KOREA

Session VII.B Nanowire and Nanotube Devices

267-284

- VII.B-1 **Gate-All-Around Silicon Nanowire MOSFETs and Circuits**
1:30 PM J. W. Sleight, S. Bangsaruntip, A. Majumdar, G. M. Cohen, Y. Zhang, S. U. Engelmann, N. C. M. Fuller, L. M. Gignac, S. Mittal, J. S. Newbury, M. M. Frank, J. Chang, and M. Guillorn, IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- VII.B-2 **Fabrication of Axially-Doped Silicon Nanowire Tunnel FETs and Characterization of Tunneling Current**
2:10 PM A. L. Vallett¹, S. Minassian², S. Datta¹, J. M. Redwing^{1,2} and T. S. Mayer^{1,2}, ¹Department of Electrical Engineering and ²Department of Materials Science and Engineering, The Pennsylvania State University, University Park, Pennsylvania, USA
- VII.B-3 **Channel and Contact Length Scaling in Carbon Nanotube Transistors**
2:30 PM A. D. Franklin, A. A. Bol, and Z. Chen, IBM T. J. Watson Research Center, Yorktown Heights, New York, USA

- VII.B-4 **Interface state density measurements in gated p-i-n silicon nanowires as a function of the nanowire diameter**
2:50 PM G. M. Cohen, E. Cartier, S. Bangsaruntip, A. Majumdar, W. Haensch, L. M. Gignac, S. Mittal, and J. W. Sleight, IBM Research Division, T. J. Watson Research Center, Yorktown Heights, New York, USA
- VII.B-5 **Fabrication and RF performance of InAs Nanowire FET**
3:30 PM W. Prost and F. J. Tegude, Solid State Electronics Department, CeNIDE, University of Duisburg-Essen, Duisburg, GERMANY
- VII.B-6 **Improve Variability in Carbon Nanotube FETs by Scaling**
4:10 PM Y. Sun, G. Tuleski, S.-J. Han, W. Haensch and Z. Chen, IBM T.J. Watson Research Center, Yorktown Heights, New York, USA
- VII.B-7 **Late News**
4:30 PM

Author Index