2010 IEEE Symposium on VLSI Circuits

(VLSIC 2010)

Honolulu, Hawaii, USA
16 – 18 June 2010

TABLE OF CONTENTS

SESSION 6 – ANALOG CIRCUITS:

SESSION 7 – ADVANCED TRANCEIVERS TECHNIQUES:

SESSION 8 – HIGH SPEED ON-DIE NETWORK PROCESSOR CLOCKING:

SESSION 9 – RF AND NEW WIRELESS TRANSCEIVERS:

SESSION 10 – ADVANCED SRAM CIRCUITS:

SESSION 11 – ADVANCED CLOCK GENERATION:

SESSION 12 – DIGITAL CIRCUITS RESILIENT:

SESSION 13 – LOW POWER MEMORY AND INTERFACE TECHNIQUES:

SESSION 14 – PLL AND CDR:

SESSION 15 – HIGH-RESOLUTION AND HIGH SPEED DATA CONVERTERS:

SESSION 16 – DIGITAL PROCESSORS:

SESSION 17 – INTERFERENCE ROBUST RF RECEIVERS:

SESSION 18 – DRAM:

SESSION 19 – DIGITAL CHIP-TO-CHIP AND ON-DIE INTERFACES:

SESSION 20 – SIGNAL PROCESSING FOR WIRELESS:

SESSION 21 – BIOSENSORS:

SESSION 22 – NONVOLATILE MEMORIES:

SESSION 23 – LOW-POWER NYQUIST ADCS: