

# **2010 IEEE Symposium on VLSI Circuits**

## **(VLSIC 2010)**

**Honolulu, Hawaii, USA  
16 – 18 June 2010**



**IEEE Catalog Number:** CFP10VLS-PRT  
**ISBN:** 978-1-4244-5454-9

# TABLE OF CONTENTS

## SESSION 1 - PLENARY SESSION:

Opportunities in Energy Storage Due to the Paradigm Shift Fueled by the Mobile and Clean Tech Revolutions.....	1
<i>C. Lampe-Önnerud</i>	
Three-Dimensional Imaging Technology: A Revolution in the World of Imaging.....	7
<i>S. Fujikawa</i>	

## SESSION 2 – MEDICAL AND VISION PROCESSORS:

Microwatt Embedded Processor Platform for Medical System-on-Chip Applications .....	11
<i>S. R. Sridhara, M. DiRenzo, S. Lingam, S.-J. Lee, R. Blazquez, J. Maxey, S. Ghanem, Y.-H. Lee, R. Abdallah, P. Singh and M. Goel</i>	
A 1.2mW On-Line Learning Mixed Mode Intelligent Inference Engine for Robust Object Recognition.....	13
<i>J. Oh, S. Lee, M. Kim, J. Kwon, J. Park, J.-Y. Kim and H.-J. Yoo</i>	
A low Power ECG Signal Processor for Ambulatory Arrhythmia Monitoring System.....	15
<i>H. Kim, R. F. Yazicioglu, T. Torfs, P. Merken, H.-J. Yoo and C. Van Hoof</i>	
1.4μW/Channel 16-Channel EEG/ECoG Processor for Smart Brain Sensor SoC.....	17
<i>T.-C. Chen, T.-H. Lee, Y.-H. Chen, T.-C. Ma, T.-D. Chuang, C.-J. Chou, C.-H. Yang, T.-H. Lin and L.-G. Chen</i>	

## SESSION 3 – UWB CIRCUITS:

A 112Mb/s Full Duplex Remotely-Powered Impulse-UWB RFID Transceiver for Wireless NV-Memory Applications .....	19
<i>M. Pelissier, B. Gomez, G. Masson, S. Dia, M. Gary, J. Jantunen, J. Arponen and J. Varteras</i>	
A Charge-Domain Auto- and Cross-Correlation Based IR-UWB Receiver with Power- and Area-Efficient PLL for 62.5ps Step Data Synchronization in 65nm CMOS .....	21
<i>L. Liu, T. Sakurai and M. Takamiya</i>	
A 2.4GHz Wireless Transceiver with 0.95nJ/b Link Energy for Multi-Hop Battery-Free Wireless Sensor Networks .....	23
<i>J. Ayers, N. Panitanum, K. Mayaram and T. S. Fiez</i>	
A Fully Integrated, 300pJ/bit, Dual Mode Wireless Transceiver for cm-Range Wireless Interconnects.....	25
<i>S. Gambini, J. Crossley, E. Alon and J. Rabaey</i>	

## SESSION 4 – SRAM VARIABILITY:

Dynamic SRAM Stability Characterization in 45nm CMOS.....	27
<i>S. O. Toh, Z. Guo and B. Nikolic</i>	
Small-Defect Detection in Sub-100nm SRAM Cells Using WL-Pulse Timing-Margin Measurement Scheme .....	29
<i>Y. Morita, K. Nose, K. Noguchi, S. Takami, K. Goto, Y. Aimoto, A. Kimura and M. Mizuno</i>	
Tunable Replica Bits for Dynamic Variation Tolerance in 8T SRAM.....	31
<i>A. Raychowdhury, B. Gueskens, K. Bowman, J. Tschanz, S.-L. Lu, T. Karnik, M. Khellah and V. De</i>	
70% Read Margin Enhancement by VTH Mismatch Self-Repair in 6T-SRAM with Asymmetric Pass Gate Transistor by Zero Additional Cost, Post-Process, Local Electron Injection .....	33
<i>K. Miyaji, S. Tanakamaru, K. Honda, S. Miyano and K. Takeuchi</i>	

## SESSION 5 – CLOCKING BUILDING BLOCKS:

A Programmable Phase Rotator Based on Time-Modulated Injection-Locking.....	35
<i>F. O'Mahony, B. Casper, M. Mansuri and M. Hossain</i>	

<b>A 5-20GHz Tunable LC-VCO Using Variable Bridge Inductor</b>	37
<i>A. Tanabe, K. Hijjoka, H. Nagase and Y. Hayashi</i>	
<b>5.3 A 198.9GHz-to-201.0GHz Injection-Locked Frequency Divider in 65nm CMOS</b>	39
<i>B.-Y. Lin, I.-T. Lee, C.-H. Wang and S.-I. Liu</i>	
<b>10MHz to 7GHz Quadrature Signal Generation Using a Divide-by-4/3, -3/2, -5/3, -2, -5/2, -3, -4, and -5 Injection-Locked Frequency Divider</b>	41
<i>S. Hara, K. Okada and A. Matsuzawa</i>	

## **SESSION 6 – ANALOG CIRCUITS:**

<b>A Fully-Integrated Switched-Capacitor 2:1 Voltage Converter with Regulation Capability and 90% Efficiency at 2.3A/mm<sup>2</sup></b>	43
<i>L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz and R. H. Dennard</i>	
<b>An Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters with 91% Peak Efficiency</b>	45
<i>Y.-H. Lee, K.-H. Chen, Y.-H. Lin, Y.-Y. Yang, S.-J. Wang, Y.-K. Chen and C.-C. Huang</i>	
<b>High Efficiency Single-Inductor Boost/Buck Inverting Flyback Converter with Hybrid Energy Transfer Media and Multi Level Gate Driving for AM OLED Panel</b>	47
<i>S.-W. Wang, Y.-J. Woo, Y.-S. Yuk, G.-H. Cho and G.-H. Cho</i>	
<b>A High-Efficiency 4x45W Car Audio Power Amplifier Using Load Current Sharing</b>	49
<i>C. Mensink, E. van Tuijl, S. Gierkink, F. Mostert and R. van der Zee</i>	
<b>An Energy Management IC for Bio-Implants Using Ultracapacitors for Energy Storage</b>	51
<i>W. Sanchez, C. Sodini and J. L. Dawson</i>	

## **SESSION 7 – ADVANCED TRANCEIVERS TECHNIQUES:**

<b>An Ultra-Wide Range Bi-Directional Transceiver With Adaptive Power Control Using Background Replica VCO Gain Calibration</b>	53
<i>T. Ebuchi, Y. Komatsu, M. Miura, T. Chiba and T. Iwata</i>	
<b>A 5Gb/s Speculative DFE for 2x Blind ADC-Based Receivers in 65-nm CMOS</b>	55
<i>S. Sarvari, T. Tahmoureszadeh, A. Sheikholeslami, H. Tamura and M. Kibune</i>	
<b>A 5Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13µm CMOS</b>	57
<i>Y. Zheng, J. Liu, R. Payne, M. Morgan and H. Lee</i>	
<b>FDM-Based Wireless Source Synchronous 15-Mbps TRx with PLL-Less Receiver and 1-mm On-Chip Integrated Antenna for 1.25-cm Touch-and-Proceed Communication</b>	59
<i>H. Ishizaki, T. Araki, S. Takahashi, J. Ryu, S.-I. Uchida, N. Yoshida, M. Takamiya and M. Mizuno</i>	
<b>A 5Gb/s Link with Clock Edge Matching and Embedded Common Mode Clock for Low Power Interfaces</b>	61
<i>J. Zerbe, B. Daly, L. Luo, B. Stonecypher, W. Dettloff, J. Eble, T. Stone, J. Ren, B. Leibowitz, M. Bucher, P. Satarzadeh and Q. Lin</i>	

## **SESSION 8 – HIGH SPEED ON-DIE NETWORK PROCESSOR CLOCKING:**

<b>A 2Tb/s 6×4 Mesh Network with DVFS and 2.3Tb/s/W Router in 45nm CMOS</b>	63
<i>P. Salihundam, S. Jain, T. Jacob, S. Kumar, V. Erraguntla, Y. Hoskote, S. Vangal, G. Ruhl, P. Kundu and N. Borkar</i>	
<b>A 1.07 Tbit/s 128×128 Swizzle Network for SIMD Processors</b>	65
<i>S. Satpathy, Z. Foo, B. Giridhar, R. Dreslinski, D. Sylvester, T. Mudge and D. Blaauw</i>	
<b>A Scalable, Sub-1W, Sub-10ps Clock Skew, Global Clock Distribution Architecture for Intel® Core™ i7/i5/i3 Microprocessors</b>	67
<i>G. Shamanna, N. Kurd, J. Douglas and M. Morrissey</i>	
<b>A DPLL-Based Per Core Variable Frequency Clock Generator for an Eight-Core POWER7™ Microprocessor</b>	69
<i>J. Tierno, A. Rylyakov, D. Friedman, A. Chen, A. Ciesla, T. Diemoz, G. English, D. Hui, K. Jenkins, P. Muench, G. Rao, G. Smith III, M. Sperling and K. Stawiasz</i>	

## **SESSION 9 – RF AND NEW WIRELESS TRANSCEIVERS:**

<b>A Quad-Band GSM/GPRS/EDGE SoC in 65nm CMOS</b> .....	71
<i>H. Darabi, P. Chang, H. Jensen, A. Zolfaghari, J. Leete, B. Mohammadi, J. Chiu, T. Li, X. Chen, Z. Zhou, M. Vadipour, C. Chen, Y. Chang, A. Mirzaei, A. Yazdi, M. Nariman, A. Hadji, P. Lettieri, E. Chang, B. Zhao, K. Juan, P. Suri, C. Guan, L. Serrano,</i>	
<b>A Carrier Leakage Auto-Calibration Circuit with a Direct DC-Offset Comparison Technique for a WiMAX Transmitter</b> .....	73
<i>H. Nakamoto, M. Kudo, H. Ito and D. Yamazaki</i>	
<b>1Gbps/ch 60GHz CMOS Multichannel Millimeter-Wave Repeater</b> .....	75
<i>A. Oncu, S. Ohashi, K. Takano, T. Takada, J. Shimizu and M. Fujishima</i>	
<b>A 60-GHz FSK Transceiver with Automatically-Calibrated Demodulator in 90-nm CMOS</b> .....	77
<i>H. Wang, M.-H. Hung, Y.-C. Yeh and J. Lee</i>	

## **SESSION 10 – ADVANCED SRAM CIRCUITS:**

<b>A 28-nm Dual-Port SRAM Macro with Active Bitline Equalizing Circuitry Against Write Disturb Issue</b> .....	79
<i>Y. Ishii, H. Fujiwara, K. Nii, H. Chigasaki, O. Kuromiya, T. Saiki, A. Miyanishi and Y. Kihara</i>	
<b>Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMs</b> .....	81
<i>K. Takeda, T. Saito, S. Asayama, Y. Aimoto, H. Kobatake, S. Ito, T. Takahashi, K. Takeuchi, M. Nomura and Y. Hayashi</i>	
<b>A Large sigmaVTH/VDD Tolerant Zigzag 8T SRAM with Area-Efficient Decoupled Differential Sensing and Fast Write-Back Scheme</b> .....	83
<i>J.-J. Wu, Y.-H. Chen, M.-F. Chang, P.-W. Chou, C.-Y. Chen, H.-J. Liao, M.-B. Chen, Y.-H. Chu, W.-C. Wu and H. Yamauchi</i>	
<b>A 32nm 8.3GHz 64-Entry x 32b Variation Tolerant Near-Threshold Voltage Register File</b> .....	85
<i>A. Agarwal, S. Hsu, S. Mathew, M. Anders, H. Kaul, F. Sheikh and R. Krishnamurthy</i>	

## **SESSION 11 – ADVANCED CLOCK GENERATION:**

<b>Generating Terahertz Signals in 65nm CMOS with Negative-Resistance Resonator Boosting and Selective Harmonic Suppression</b> .....	87
<i>Q. J. Gu, Z. Xu, H.-Y. Jian, X. Xu, M.-C. F. Chang, W. Liu and H. Fetterman</i>	
<b>An Over 20,000 Quality Factor On-Chip Relaxation Oscillator Using Power Averaging Feedback with a Chopped Amplifier</b> .....	89
<i>Y. Tokunaga, S. Sakiyama and S. Dosho</i>	
<b>A 300-GHz Fundamental Oscillator in 65-nm CMOS Technology</b> .....	91
<i>B. Razavi</i>	
<b>A Frequency Accuracy Enhanced Sub-10<math>\mu</math>W On-Chip Clock Generator for Energy Efficient Crystal-Less Wireless Biotelemetry Applications</b> .....	93
<i>W.-H. Sung, S.-Y. Hsu, J.-Y. Yu, C.-Y. Yu and C.-Y. Lee</i>	

## **SESSION 12 – DIGITAL CIRCUITS RESILIENT:**

<b>Resonant Supply Noise Canceller Utilizing Parasitic Capacitance of Sleep Blocks</b> .....	95
<i>J.-Y. Kim, T. Nakura, H. Takata, K. Ishibashi, M. Ikeda and K. Asada</i>	
<b>On-Chip Waveform Capture and Diagnosis of Power Delivery in SoC Integration</b> .....	97
<i>T. Hashida and M. Nagata</i>	
<b>A 65nm Bistable Cross-Coupled Dual Modular Redundancy Flip-Flop Capable of Protecting Soft Errors on the C-Element</b> .....	99
<i>J. Furuta, C. Hamanaka, K. Kobayashi and H. Onodera</i>	
<b>Low-Cost Gate-Oxide Early-Life Failure Detection in Robust Systems</b> .....	101
<i>Y. M. Kim, Y. Kameda, H. Kim, M. Mizuno and S. Mitra</i>	

## **SESSION 13 – LOW POWER MEMORY AND INTERFACE TECHNIQUES:**

<b>An On-Chip Wideband and Low-Loss Duplexer for 3G/4G CMOS Radios</b> .....	103
<i>M. Mikhemar, H. Darabi and A. Abidi</i>	
<b>A 78 dB Dynamic Range, 0.27 dB Accuracy, Single-Stage RF-PGA Using Thermometer-Weighted and Binary-Weighted Transconductors for SAW-Less WCDMA/LTE Transmitters</b> .....	105
<i>M. Mizokami, Y. Furuta, T. Maruyama and H. Sato</i>	
<b>A Low Energy Injection-Locked FSK Transceiver with Frequency-to-Amplitude Conversion for Body Sensor Applications</b> .....	107
<i>J. Bae and H.-J. Yoo</i>	
<b>A 250 mV, 352 uW Low-IF Quadrature GPS Receiver in 130 nm CMOS</b> .....	109
<i>A. Heiberg, T. Brown, K. Mayaram and T. S. Fiez</i>	

## **SESSION 14 – PLL AND CDR:**

<b>A 2.2GHz Sub-Sampling PLL with 0.16psrms Jitter and -125dBc/Hz In-Band Phase Noise at 700μW Loop-Components Power</b> .....	111
<i>X. Gao, E. Klumperink, G. Succi, M. Bohsali and B. Nauta</i>	
<b>A Compact 6 GHz to 12 GHz Digital PLL with Coupled Dual-LC Tank DCO</b> .....	113
<i>A. Goel, A. Rylyakov, H. Ainspan and D. Friedman</i>	
<b>A 9.2-12GHz, 90nm Digital Fractional-N Synthesizer with Stochastic TDC Calibration and -35/-41dBc Integrated Phase Noise in the 5/2.5GHz Bands</b> .....	115
<i>A. Ravi, S. Pellerano, C. Ornelas, H. Lakdawala, T. Tetzlaff, O. Degani, M. Sajadieh and K. Soumyanath</i>	
<b>A 1.3-Degree I/Q Phase Error, 7.1 - 8.7-GHz LO Generator with Single-Stage Digital Tuning Polyphase Filter</b> .....	117
<i>H. Kodama, H. Ishikawa, N. Oshima and A. Tanaka</i>	
<b>All-Digital CDR for High-Density, High-Speed I/O</b> .....	119
<i>M. Loh and A. Emami-Neyestanak</i>	

## **SESSION 15 – HIGH-RESOLUTION AND HIGH SPEED DATA CONVERTERS:**

<b>A 14b 200MS/s DAC with SFDR&gt;78dBc, IM3&lt;-83dBc and NSD&lt;-163dBm/Hz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping</b> .....	121
<i>Y. Tang, J. Briaire, K. Doris, R. van Veldhoven, P. van Beek, H. Hegt and A. van Roermund</i>	
<b>A 2.8-to-8.5mW GSM/Bluetooth/UMTS/DVB-H/WLAN Fully Reconfigurable CTDeltaSigma with 200kHz to 20MHz BW for 4G Radios in 90nm Digital CMOS</b> .....	123
<i>Y. Ke, P. Gao, J. Craninckx, G. Van der Plas and G. Gielen</i>	
<b>A 0.02mm<sup>2</sup> 65nm CMOS 30MHz BW All-Digital Differential VCO-Based ADC with 64dB SNDR</b> .....	125
<i>J. Daniels, W. Dehaene, M. Steyaert and A. Wiesbauer</i>	
<b>A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC with Background Timing Skew Calibration</b> .....	127
<i>M. El-Chammas and B. Murmann</i>	
<b>A CMOS 6-Bit 16-GS/s Time-Interleaved ADC with Digital Background Calibration</b> .....	129
<i>C.-C. Huang, C.-Y. Wang and J.-T. Wu</i>	

## **SESSION 16 – DIGITAL PROCESSORS:**

<b>Fine Grained Power Analysis and Low-Power Techniques of a 128GFLOPS/58W SPARC64<sup>TM</sup> VIIIfx Processor for Peta-Scale Computing</b> .....	131
<i>H. Okano, Y. Kawabe, R. Kan, T. Yoshida, I. Yamazaki, H. Sakurai, M. Hondou, N. Matsui, H. Yamashita, T. Nakada, T. Maruyama and T. Asakawa</i>	
<b>53Gbps Native GF(24)<sup>2</sup> Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45nm High-Performance Microprocessors</b> .....	133
<i>S. Mathew, F. Sheikh, A. Agarwal, M. Kounavis, S. Hsu, H. Kaul, M. Anders and R. Krishnamurthy</i>	
<b>A 530Mpixels/s 4096x2160@60fps H.264/AVC High Profile Video Decoder Chip</b> .....	135
<i>D. Zhou, J. Zhou, X. He, J. Kong, J. Zhu, P. Liu and S. Goto</i>	
<b>Power Reduction Schemes in Next Generation Intel® ATOM™ Processor Based SoC for Handheld Applications</b> .....	137
<i>R. Islam, A. Sabbavarapu and R. Patel</i>	

## **SESSION 17 – INTERFERENCE ROBUST RF RECEIVERS:**

<b>Quadrature Sampling Mixer Topology for SAW-Less GPS Receivers in 0.18µm CMOS .....</b>	139
<i>O. Ikeuchi, N. Saito and B. Nauta</i>	
<b>A 65nm CMOS Quad-Band SAW-Less Receiver for GSM/GPRS/EDGE.....</b>	141
<i>A. Mirzaei, A. Yazdi, Z. Zhou, E. Chang, P. Suri and H. Darabi</i>	
<b>A 6-Phase Harmonic Rejection Down-Converter with Digital Assist.....</b>	143
<i>T. Yamaji, J. Matsuno, H. Aoyama, M. Furuta, T. Takida, I. Akita, A. Kuroda, T. Itakura and N. Itoh</i>	
<b>0.6V, 5dB NF, -9.8dBm IIP3, 900MHz Receiver with Interference Cancellation.....</b>	145
<i>A. Balankutty and P. Kinget</i>	

## **SESSION 18 – DRAM:**

<b>1-Tbyte/s 1-Gbit DRAM Architecture with Micro-Pipelined 16-DRAM Cores, 8-ns Cycle Array and 16-Gbit/s 3D Interconnect for High Throughput Computing.....</b>	147
<i>K. Ono, A. Kotabe, Y. Yanagawa and T. Sekiguchi</i>	
<b>In-Situ Measurement of Variability in 45-nm SOI Embedded DRAM Arrays.....</b>	149
<i>K. Agarwal, J. Hayes, J. Barth, M. Jacunski, K. Nowka, T. Kirihata and S. Iyer</i>	
<b>A 1.1V, 667MHz Random Cycle, Asymmetric 2T Gain Cell Embedded DRAM with a 99.9 Percentile Retention Time of 110usec .....</b>	151
<i>K. C. Chun, P. Jain, T.-H. Kim and C. H. Kim</i>	
<b>A 40nm 7Gb/s/Pin Single-Ended Transceiver with Jitter and ISI Reduction Techniques for High-Speed DRAM Interface .....</b>	153
<i>S.-J. Bae, Y.-S. Sohn, T.-Y. Oh, S.-H. Kwak, D.-M. Kim, D.-H. Kim, Y.-S. Kim, Y.-S. Yang, S.-Y. Doo, J.-I. Lee, S.-Y. Bang, S.-Y. Park, K.-W. Yeom, J.-Y. Lee, H. Park, W.-S. Kim, H.-J. Yang, K.-I. Park, J.-S. Choi and Y.-H. Jun</i>	

## **SESSION 19 – DIGITAL CHIP-TO-CHIP AND ON-DIE INTERFACES:**

<b>A 2.5kV Isolation 35kV/us CMR 250Mbps 0.13mA/Mbps Digital Isolator in Standard CMOS with an On-Chip Small Transformer .....</b>	155
<i>S. Kaeriyama, S. Uchida, M. Furumiya, M. Okada and M. Mizuno</i>	
<b>Simultaneous 6Gb/s Data and 10mW Power Transmission Using Nested Clover Coils for Non-Contact Memory Card.....</b>	157
<i>Y. Yuan, A. Radecki, N. Miura, I. Aikawa, Y. Take, H. Ishikuro and T. Kuroda</i>	
<b>A 0.7V 20fJ/Bit Inductive-Coupling Data Link with Dual-Coil Transmission Scheme .....</b>	159
<i>N. Miura, T. Shidei, Y. Yuxiang, S. Kawai, K. Takatsu, Y. Kiyota, Y. Asano and T. Kuroda</i>	
<b>2.4GHz 7mW All-Digital PVT-Variation Tolerant True Random Number Generator in 45nm CMOS .....</b>	161
<i>S. Srinivasan, S. Mathew, R. Ramanarayanan, F. Sheikh, M. Anders, H. Kaul, V. Erraguntla, R. Krishnamurthy and G. Taylor</i>	

## **SESSION 20 – SIGNAL PROCESSING FOR WIRELESS:**

<b>A 1-190MSample/s 8-64 Tap Energy-Efficient Reconfigurable FIR Filter for Multi-Mode Wireless Communication.....</b>	163
<i>F. Sheikh, M. Miller, B. Richards, D. Markovic and B. Nikolic</i>	
<b>A 5.8mW 3GPP-LTE Compliant 8x8 MIMO Sphere Decoder Chip with Soft-Outputs .....</b>	165
<i>C.-H. Yang, T.-H. Yu and D. Markovic</i>	
<b>A 4.84 mm<sup>2</sup> 847-955 Mb/s 397 mW Dual-Path Fully-Overlapped QC-LDPC Decoder for the WiMAX System in 0.13 µm CMOS .....</b>	167
<i>B. Xiang and X. Zeng</i>	
<b>A 10.37 mm<sup>2</sup> 675 mW Reconfigurable LDPC and Turbo Encoder and Decoder for 802.11n, 802.16 and 3GPP-LTE .....</b>	169
<i>F. Naessens, V. Derudder, H. Cappelle, L. Hollevoet, P. Raghavan, M. Desmet, A. M. AbdelHamid, I. Vos, L. Folens, S. O'Loughlin, S. Singirikonda, S. Dupont, J.-W. Weijers, A. Dejonghe and L. Van der Perre</i>	

## **SESSION 21 – BIOSENSORS:**

<b>A Digitally-Assisted Sensor Interface for Biomedical Applications.....</b>	171
<i>J. L. Bohorquez, M. Yip, A. P. Chandrakasan and J. L. Dawson</i>	
<b>A 2.4<math>\mu</math>A Continuous-time Electrode-Skin Impedance Measurement Circuit For Motion Artifact Monitoring in ECG Acquisition Systems.....</b>	173
<i>S. Kim, R. F. Yazicioglu, T. Torfs, B. Dilpreet, P. Julien and C. Van Hoof</i>	
<b>A Low Power CMOS Receiver for a Tissue Monitoring NMR Spectrometer .....</b>	175
<i>J. Kim, B. Hammer and R. Harjani</i>	
<b>An Activity-Dependent Brain Microstimulation SoC with Integrated 23nV/rtHz Neural Recording Front-End and 750nW Spike Discrimination Processor .....</b>	177
<i>M. Azin, D. Guggenmos, S. Barbay, R. J. Nudo and P. Mohseni</i>	

## **SESSION 22 – NONVOLATILE MEMORIES:**

<b>A 100MHz Ladder FeRAM Design with Capacitance-Coupled-Bitline (CCB) Cell .....</b>	179
<i>D. Takashima, Y. Nagadomi and T. Ozaki</i>	
<b>A Low Store Energy, Low VDDmin, Nonvolatile 8T2R SRAM with 3D Stacked RRAM Devices for Low Power Mobile Applications.....</b>	181
<i>P.-F. Chiu, M.-F. Chang, S.-S. Sheu, K.-F. Lin, P.-C. Chiang, C.-W. Wu, W.-P. Lin, C.-H. Lin, C.-C. Hsu, F. T. Chen, K.-L. Su, M.-J. Kao and M.-J. Tsai</i>	
<b>OxID: On-Chip One-Time Random ID Generation using Oxide Breakdown.....</b>	183
<i>N. Liu, S. Hanson, D. Sylvester and D. Blaauw</i>	
<b>A 60% Higher Write Speed, 4.2Gbps, 24-Channel 3D-Solid State Drive (SSD) with NAND Flash Channel Number Detector and Intelligent Program-Voltage Booster .....</b>	185
<i>T. Hatanaka, K. Ishida, T. Yasufuku, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai and K. Takeuchi</i>	

## **SESSION 23 – LOW-POWER NYQUIST ADCS:**

<b>A Zero-Crossing Based 12b 100MS/s Pipelined ADC with Decision Boundary Gap Estimation Calibration .....</b>	187
<i>J. Chu, L. Brooks and H.-S. Lee</i>	
<b>A 12b 50MS/s 3.5mW SAR Assisted 2-Stage Pipeline ADC .....</b>	189
<i>C. C. Lee and M. P. Flynn</i>	
<b>A 1V 11fJ/Conversion-Step 10bit 10MS/s Asynchronous SAR ADC in 0.18<math>\mu</math>m CMOS.....</b>	191
<i>C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin and C.-M. Huang</i>	
<b>A 9-bit 150-MS/s 1.53-mW Subranged SAR ADC in 90-nm CMOS .....</b>	193
<i>Y.-Z. Lin, C.-C. Liu, G.-Y. Huang, Y.-T. Shyu and S.-J. Chang</i>	