

2010 Silicon Nanoelectronics Workshop

(SNW 2010)

**Honolulu, Hawaii, USA
13 – 14 June 2010**



**IEEE Catalog Number: CFP10SNW-PRT
ISBN: 978-1-4244-7727-2**

TABLE OF CONTENTS

SESSION 1: NANOSCALE FETS

Influence of Interface Traps on High-mobility Channel Performance	1
<i>G. Hellings, G. Eneman, G. Brammert, K. Martens, J. Mitard, W. Wang, T. Hoffmann, M. Meuris, K. De Meyer</i>	
Dielectric Confinement and Fluctuations of the Local Density of State in the Source and Drain of an Ultra Scaled SOI NMOS Transistor	3
<i>M. Pierre, B. Roche, X. Jehl, M. Sanquer, R. Wacquez, M. Vinett, O. Cueto, B. Previtali, V. Deshpande</i>	
Electron-Phonon Scattering in Planar MOSFETs with NEGF	5
<i>H.S. Pal, D.E. Nikonov, R. Kim, M.s. Lundstrom</i>	
Origin of “Current-Onset Voltage” Variability in Scaled MOSFETs	7
<i>A. Kumar, T. Mizutani, K. Shimizu, T. Tsunomura, A. Nishida, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada, T. Hiramoto</i>	
Precise Thickness Control of NiSi by Nitrogen Ion-implantation for Multi-gate Strained Si Channel Metal S/D MOSFETs	9
<i>K. Ikeda, Y. Kamimuta, N. Taoka, Y. Moriyama, M. Oda, T. Tezuka</i>	
Enhancement of TFET Performance Using Dopant Profile-Steepening Implant and Source Dopant Concentration Engineering at Tunneling Junction	11
<i>G. Han, Y.S. Yee, P. Guo, Y. Yang, L. Fan, C. Zhan, Y. Yeo</i>	
A Detailed 3D-NEGF Simulation Study of Tunnelling in n-Si Nanowire MOSFETs	13
<i>A. Martinez, N. Seoane, A.R. Brown, A. Asenov</i>	

SESSION 2: ALTERNATIVE SEMICONDUCTOR MATERIALS

Non-Silicon Logic Elements on Silicon for Extreme Voltage Scaling	15
<i>S. Datta, A. Ali, S. Mookerjee, V. Saripalli, L. Liu, S. Eachempati, T. Mayer, V. Narayanan</i>	
Monte Carlo Analysis of In_{0.53}Ga_{0.47}As Implant-Free Quantum-Well Device Performance	17
<i>B. Benbakhti, E. Towie, K. Kalna, G. Hellings, G. Eneman, K. De Meyer, M. Meuris, A. Asenov</i>	
Long Range Pinning Interaction in Ultra-thin Insulator-inserted Metal/Germanium Junctions	19
<i>T. Nishimura, K. Kita, K. Nagashio, A. Toriumi</i>	

SESSION 3: NANOWIRE FETS

VLS-grown Silicon Nanowires – Dopant Deactivation and Tunnel FETs	21
<i>M.T. Bjork, K.E. Moselund, H. Schmid, H. Ghoneim, S. Karg, E. Lortscher, J. Knoch, W. Riess, H. Riel</i>	
Novel Fabrication Technique of Sub-10-nm-Diameter Si Nanowire FET Using Active Oxidation	23
<i>Y. Morita, S. Migita, W. Mizubayashi, H. Ota</i>	
Quantum Transport in Ultra-scaled Phosphorous-doped Silicon Nanowires	25
<i>H. Ryu, S. Lee, B. Weber, S. Mahapatra, M.Y. Simmons, L.C.L. Hollenberg, G. Klimeck</i>	
Scattering in Si-Nanowires – Where Does It Matter?	27
<i>G. Klimeck, M. Luiser</i>	

SESSION 4: NANOSCALE PHENOMENA

Atomistic Modeling of the Thermoelectric Power Factor in Ultra-scaled Silicon Nanowires	29
<i>A. Paul, G. Klimeck</i>	
Control of Dopant-induced Quantum Dots by Channel Geometry	31
<i>D. Moraru, R. Nakamura, S. Miki, T. Mizuno, M. Tabe</i>	

SESSION 5: NANOSCALE MEMORIES

Nanoscale Memories for Compute Applications	33
<i>K. Parat</i>	

Single-dopant Memory Effect in P-doped Si SOI-MOSFETs	35
<i>E. Hamid, J.C. Tarido, S. Miki, T. Mizuno, D. Moraru, M. Tabe</i>	
Multi-Bit Electromechanical Memory Cell for Simple Fabrication Process	37
<i>K. Lee, W.Y. Choi</i>	

SESSION 6: RESISTIVE RAM

Irregular Resistive Switching Characteristics and Its Mechanism based on NiO Unipolar Switching Resistive Random Access Memory (RRAM)	39
<i>K. Ryoo, J. Oh, H. Jeong, B. Park</i>	
A Novel Nitrogen-doped SiO_x Resistive Switching Memory with Low Switching Voltages	41
<i>D. Gao, L. Zhang, R. Huang, R. Wang, D. Wu, Y. Kuang, Y. Tang, Z. Yu, A.Z.H. Wang, Y. Wang</i>	
Operation-Oriented Solution to Boost Key Performance of RRAM	43
<i>B. Chen, B. Gao, S.W. Sheng, L.F. Liu, X.Y. Liu, Y.S. Chen, Y. Wang, J.F. Kang, B. Yu</i>	

SESSION 7: MORE THAN MOORE

Challenges of Si-LSIs Integrated with Optical Components	45
<i>K. Wada</i>	
Spin-Related Tunneling in Lithographically-Defined Silicon Quantum Dots	47
<i>T. Kodera, G. Yamahata, T. Kambara, K. Horibe, K. Uchida, C.M. Marcus, S. Oda</i>	
Experimental Progress of and Prospects for Nanomagnet Logic (NML)	49
<i>M. Alam, G.H. Bernstein, J. Bokor, D. Carlton, X.S. Hu, S. Kurtz, B. Lambson, M.T. Niemier, W. Porod, M. Siddiq, E. Varga</i>	

POSTER SESSION 1: NANOSCALE TRANSISTORS, QUANTUM DOT DEVICES

Modeling Hole Effective Mass of Si Modulated by External Field	51
<i>Y. Omura</i>	
Enhanced Hole Mobility in Non-(001) Oriented Sidewall Corner of Si pMOSFETs Formed on (001) Substrate	53
<i>C. Hsu, H. Chang, S. Kuang, W. Lee, Y. Chen, C. Lee, M. Chen</i>	
Low Resistive ALD TiN Metal Gate using TDMAT Precursor for High Performance MOSFET	55
<i>T. Hayashida, K. Endo, Y.X. Liu, T. Kamei, T. Matsukawa, S. Ouchi, K. Sakamoto</i>	
Improvement of Field Effect Mobility with Dual-Work Function Gate in n-LDMOST by Using Ni-silicidation of Poly-Si Gate	57
<i>J. Ha, H. Kang, K. Kim, K. Im, D. Kim, E. Kwak, S. Kim, S. Lee, J. Lee</i>	
Improvement of Junction Characteristics of Ultra Shallow Junction with Boron-Cluster Implantation and Ni-silicide for Nano-scale CMOS Technology	59
<i>H. Shin, S. Oh, M. Kang, I. Han, H. Kwon, S. Park, B. Park, J. Bok, G. Lee, H. Lee</i>	
Impact of Surface Orientation on V_{th} Variability of FinFET	61
<i>Y. Wu, M. Fan, P. Su</i>	
Variability Induced by Line Edge Roughness in Silicon on Thin Box (SOTB) MOSFETs	63
<i>Y. Yang, X. Liu, G. Du, R. Han</i>	
Electrical Characteristic Fluctuation and Suppression in Emerging CMOS Device and Circuit	65
<i>H. Cheng, M. Han, Y. Li, K. Lee, C. Yiu, T. Khaing</i>	
Statistic Characteristics of "Current-Onset Voltage" in Scaled MOSFETs Analyzed by 8k DMA TEG	67
<i>T. Mizutani, A. Kumar, T. Tsunomura, A. Nishida, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada, T. Hiramoto</i>	
Device Characteristics of Double-Gate MOSFETs with Si-Dielectric Interface Model from First Principle Calculations	69
<i>Y. Park, K. Kong, H. Chang, M. Shin</i>	
Investigating Scattering Effects in Nano-scale Double Gate MOSFETs by Using Direct Solution of the Boltzmann Transport Equation and Poisson-Schrodinger Equation Method	71
<i>G. Du, T. Lu, P. Zhang, X. Liu, R. Han</i>	
Analysis of SCEs in Nanoscale FinFET with High-k Gate Dielectric	73
<i>Q. Xie, J. Xu</i>	
Intrinsic Parameter Fluctuations on Current Mirror Circuit with Different Aspect Ratio of 16-nm Multi-Gate MOSFET	75
<i>H. Cheng, C. Yiu, T. Khaing, Y. Li</i>	

Tight-Binding Study of Size and Geometric Effects on Hole Effective Mass of Silicon Nanowires	77
<i>N. Morioka, H. Yoshioka, J. Suda, T. Kimoto</i>	
Pragmatic Study of the Nanowire FETs with Nonideal Gate Structures	79
<i>J. Lin, C. Chen, M. Chiang</i>	
Modeling Self-Heating Effects in 10nm Channel Length Nanowire Transistors	81
<i>A. Hossain, D. Vasileska, S.M. Goodnick, K. Raleva</i>	

POSTER SESSION 2: ALTERNATIVE MATERIALS AND DEVICES, NANOSCALE MEMORIES, AND MORE

Novel Ni Germanide Technology with Co-sputtering of Ni and Pt for Thermally Stable Ge MOSFETs on Ge-on-Si Substrate	83
<i>M. Kang, S. Oh, H. Shin, J. Yoo, G. Lee, J. Wang, J. Oh, P. Majhi, R. Jammy, H. Lee</i>	
CMOS-compatible Fabrication of Room-temperature Ge QD Single Hole Transistors	85
<i>I.H. Chen, K.H. Chen, H.H. Chou, P.W. Li</i>	
Internal Structure and Electrical Properties of Ge Quantum Dot in Single-electron Transistors	87
<i>K.H. Chen, I.H. Chen, P.W. Li</i>	
Channel Scaling in Si and In_{0.3}Ga_{0.7}As Bulk MOSFETs: A Monte Carlo Study	89
<i>A. Islam, K. Kalna</i>	
Performance Characteristics of Strongly Correlated Bilayer Graphene for Post-CMOS Logic Devices	91
<i>B. Dellabetta, M.J. Gilbert</i>	
A New Type of Inverter with Junctionless (J-Less) Transistors	93
<i>E.R. Hsieh, S.S. Chung</i>	
Design Theory and Fabrication Process of 90nm Unipolar-CMOS	95
<i>J. Lin, H. Chen, K. Lu, C. Sun, Y. Eng, C. Kuo, P. Lin, T. Lai, F. Yang</i>	
Effect of Oxide Thickness on the Low-Frequency Noise in MOSFET-Based Charge Transfer Devices	97
<i>V. Singh, H. Inokawa, H. Satoh</i>	
Evaluation of Adhesion Materials for Gold Line-and-Space Surface Plasmon Antenna on SOI-MOS Photodiode	99
<i>H. Satoh, Y. Matsuo, H. Inokawa, A. Ono</i>	
Ambipolarity Characterization of Tunneling Field-Effect Transistors	101
<i>J. Jang, W.Y. Choi</i>	
Modeling and RF Analysis of Silicon Inter-Band Tunnel Diode with THz Cut-Off Frequency	103
<i>K.R. Kim, I.M. Kang, R.W. Dutton</i>	
Investigation of 1T DRAM Cell with Non-Overlap Structure and Recessed Channel	105
<i>S.W. Kim, G. Kim, W. Kim, H. Ko, B. Park</i>	
3-D Stacked Active Layers and Vertical Gate NAND Flash String with Single-Crystal Si Channel by Adopting Si/SiGe Selective Etch Process	107
<i>J. Lee, M. Jeong, H. Kwon, B. Park, H. Shin, J. Lee</i>	
Extreme Ultra-Violate Exposure Induced Damages on Non-Volatile Memories	109
<i>B. Tsui, C. Yen, P. Li, C. Lu, J. Lai</i>	
Investigation of Source Potential Impacts On Drain Disturb in Nanoscale Flash Memory	111
<i>Y. Cai, P. Tang, S. Qin, R. Huang</i>	
The Potential of Poly-Si Nanowire FETs Featuring Independent Double-Gated Configuration for Nonvolatile Memory Applications	113
<i>W. Chen, H. Lin, T. Huang</i>	
II-Gate Nanowires TANOS Poly-Si TFT Nonvolatile Memory	115
<i>M. Hung, J. Chen, Y. Wu</i>	
Effects of Aluminum Layer and Oxidation on TiO₂ based Bipolar Resistive Random Access Memory (RRAM)	117
<i>J. Oh, K. Ryoo, S. Jung, K.S. Oh, H. Shin, B. Park</i>	
Author Index	