

2008 East-West Design and Test Symposium

(EWDTS 2008)

**Lviv, Ukraine
9 – 12 October 2008**



**IEEE Catalog Number: CFP08DTW-PRT
ISBN: 978-1-4244-3402-2**

TABLE OF CONTENTS

An Optimized CLP-based Technique for Generating Propagation Sequences*	1
<i>F. Fummi, V. Guarnieri, C. Marconcini, G. Pravadelli</i>	
HotSpot: Visualizing Dynamic Power Consumption in RTL Designs	6
<i>T. English, K. L. Man, E. Popovici, M. P. Schellekens</i>	
Characterization of CMOS Sequential Standard Cells for Defect Based Voltage Testing	10
<i>A. Wielgus, W. A. Pleskacz</i>	
Testing the Control Part of Peripheral Interfaces	16
<i>S. Zielski, J. Sosnowski</i>	
Concurrent Processes Synchronisation in Statecharts for FPGA Implementation	20
<i>G. Labiak, M. Adamski</i>	
Coverage-directed Verification of Microprocessor Units Based on Cycle-accurate Contract Specifications	26
<i>A. Kamkin</i>	
Multidimensional Loop Fusion for Low-power	30
<i>D. Lazorenko</i>	
An Advanced Method for Synthesizing TLM2-based Interfaces	34
<i>N. Hatami, Z. Navabi</i>	
A Novel Timing-driven Placement Algorithm Using Smooth Timing Analysis	39
<i>A. Ayupov, L. Kraginskiy</i>	
Digital Lock Detector for PLL	43
<i>V. Melikyan, A. Hovsepyan, M. Ishkhanyan, T. Hakobyan</i>	
Diagnosis of SoC Faulty Memory Cells for Embedded Repair	45
<i>V. Hahanov, E. Litvinova, K. Krasnoyaruhszkaya, S. Galagan</i>	
SoC Software Components Diagnosis Technology	51
<i>S. Chumachenko, W. Gharibi, A. Hahanova, A. Sushanov</i>	
Vector-logical Diagnosis Method for SOC Functionalities	55
<i>V. Hahanov, O. Guz, N. Kulbakova, M. Davydov</i>	
Testability Analysis Method for Hardware and Software based on Assertion Libraries	59
<i>M. Kaminska, R. Prikhodchenko, A. Kubirya, P. Mocar</i>	
An IEEE 1500 Compatible Wrapper Architecture for Testing Cores at Transaction Level	64
<i>F. Refan, P. Prinetto, Z. Navabi</i>	
System Level Hardware Design and Simulation with SystemAda	68
<i>N. Mahani, P. Mokri, Z. Navabi</i>	
Automating Hardware/Software Partitioning Using Dependency Graph	72
<i>S. Malekshahi, M. Sedghi, Z. Navabi</i>	
Reliable NoC Architecture Utilizing a Robust Rerouting Algorithm	76
<i>A. Alaghi, M. Sedghi, N. Karimi, M. Fathy, Z. Navabi</i>	
Parity Prediction Method for on-line Testing of a Barrel-shifter	80
<i>A. Drozd, S. Antoshchuk, A. Rucinski, A. Martinuk</i>	
RTL-TLM Equivalence Checking Based on Simulation*	87
<i>N. Bombieri, F. Fummi, G. Pravadelli</i>	
Test Suite Consistency Verification	91
<i>S. Boroday, A. Petrenko, A. Ulrich</i>	
Utilizing HDL Simulation Engines for Accelerating Design and Test Processes	96
<i>N. Farajipour, S. B. Hosseini, Z. Navabi</i>	
Performance Evaluation of In-circuit Testing on QCA Based Circuits	101
<i>N. Kazemi-Fard, M. Ebrahimpour, M. Rahimi, M. Tehrani, K. Navi</i>	
Partitioning, Floor Planning, Detailed Placement and Routing Techniques for Schematic Generation of Analog Netlist	105
<i>B. Garg, A. Agrawal, R. Sehgal, A. Singh, M. Khanna</i>	
On Macroplaces in Petri Nets	109
<i>A. Karatkevich</i>	
Author Index	