

**2010 IEEE Computer Society  
Annual Symposium on VLSI  
(ISVLSI 2010)**

**Lixouri, Greece  
5-7 July 2010**



**IEEE Catalog Number: CFP10179-PRT  
ISBN: 978-1-4244-7321-2**

# 2010 IEEE Annual Symposium on VLSI

## ISVLSI 2010

# Table of Contents

<b>Message from General Chairs</b> .....	xiv
<b>Organizing Committee</b> .....	xv
<b>Program Committee</b> .....	xvii

---

### Invited Papers

European ICT Research: 2011-2012 Outlook for Components and Systems .....	1
<i>Panagiotis Tsarchopoulos</i>	
Digital Microfluidic Biochips: A Vision for Functional Diversity and More Than Moore .....	3
<i>Krishnendu Chakrabarty</i>	
Small Worlds: The Dynamics of NoCs in Tomorrow SoC Architecture .....	5
<i>Marcello Coppola</i>	
Reconfigurable Architectures for Bioinformatics Applications .....	6
<i>Apostolos Dollas</i>	
Challenges and Perspectives of Computer Architecture at the Nano Scale .....	8
<i>Christian Gamrat</i>	

### VLSI Design Issues

SUT-RNS Forward and Reverse Converters .....	11
<i>E. Vassalos, D. Bakalis, and H.T. Vergos</i>	
Clock Tree Synthesis with XOR Gates for Polarity Assignment .....	17
<i>Jianchao Lu and Baris Taskin</i>	
A Fast Heuristic for Extending Standard Cell Libraries with Regular Macro Cells .....	23
<i>Christian Pilato, Fabrizio Ferrandi, and Davide Pandini</i>	
A BDD-Based Design of an Area-Power Efficient Asynchronous Adder .....	29
<i>Gopal Paul, Rohit Reddy, C.R. Mandal, and Bhargab B. Bhattacharya</i>	

Efficient Hardware Looping Units for FPGAs .....	35
<i>Nikolaos Kavvadias and Konstantinos Masselos</i>	
Exploration of 2D Cellular Automata as Binary Sequence Generators .....	41
<i>Efthymia Arvaniti, Ilias Mavridis, and Athanasios Kakarountas</i>	
Fine-Grained Fault Tolerance for Process Variation-Aware Caches .....	46
<i>Tayyeb Mahmood and Soontae Kim</i>	
Hierarchical DFT with Combinational Scan Compression, Partition Chain and RPCT .....	52
<i>Prakash Srinivasan and Ronan Farrell</i>	
Master-Slave TMR Inspired Technique for Fault Tolerance of SRAM-Based FPGA .....	58
<i>Farid Lahrach, Abderrahim Doumar, Eric Châtelet, and Abderrazek Abdaoui</i>	
Self-Freeze Linear Decompressors for Low Power Testing .....	63
<i>V. Tenentes and X. Kavousianos</i>	
Logical Core Algorithm: Improving Global Placement .....	69
<i>Felipe Pinto, Lucas Cavalheiro, Marcelo Johann, and Ricardo Reis</i>	
Safety Aware Place and Route for On-Chip Redundancy in Safety Critical Applications .....	74
<i>Romuald Girardey, Michael Hübner, and Jürgen Becker</i>	
Inter-process Communication Using Pipes in FPGA-Based Adaptive Computing .....	80
<i>Ming Liu, Zhonghai Lu, Wolfgang Kuehn, and Axel Jantsch</i>	
Highly Efficient Transforms Module Solution for a H.264/SVC Encoder .....	86
<i>Ronaldo Husemann, Mariano Majolo, Altamiro Susin, Valter Roesler, and José Valdeni de Lima</i>	
<b>Embedded System Design</b>	
Input-Output Selection Based Router for Networks-on-Chip .....	92
<i>Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Automatic Generation of Massively Parallel Hardware from Control-Intensive Sequential Programs .....	98
<i>Michael F. Dossis</i>	
Efficient High Level Synthesis Exploration Methodology Combining Exhaustive and Gradient-Based Pruned Searching .....	104
<i>Sotirios Xydis, Christos Skouroumounis, Kiamal Pekmestzi, Dimitrios Soudris, and George Economakos</i>	
Adaptive Task Migration Policies for Thermal Control in MPSoCs .....	110
<i>David Cuesta, José L. Ayala, José I. Hidalgo, David Atienza, Andrea Acquaviva, and Enrico Macii</i>	

A Scalable Bandwidth Aware Architecture for Connected Component Labeling .....	116
<i>Vikram Sampath Kumar, Kevin Irick, Ahmed Al Maashri, and N. Vijaykrishnan</i>	
LE1: A Parameterizable VLIW Chip-Multiprocessor with Hardware PThreads Support .....	122
<i>David Stevens and Vassilios Chouliaras</i>	
A Post-compiling Approach that Exploits Code Granularity in Scratchpads to Improve Energy Efficiency .....	127
<i>Daniel P. Volpato, Alexandre K.I. Mendonca, Luiz C.V. dos Santos, and José Luis Güntzel</i>	
Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures .....	133
<i>Iasonas Filippopoulos, Iraklis Anagnostopoulos, Alexandros Bartzas, Dimitrios Soudris, and George Economakos</i>	
<b>Cryptographic Hardware Engineering</b>	
BLAKE HASH Function Family on FPGA: From the Fastest to the Smallest .....	139
<i>Nicolas Sklavos and Paris Kitsos</i>	
Differential Power Analysis of CAST-128 .....	143
<i>K.H. Boey, Y. Lu, M. O'Neill, and R. Woods</i>	
QCA Systolic Matrix Multiplier .....	149
<i>Liang Lu, Weiqiang Liu, Máire O'Neill, and Earl E. Swartzlander Jr.</i>	
Hardware Module Design for Ensuring Trust .....	155
<i>Apostolos P. Fournaris</i>	
<b>Reconfigurable Systems</b>	
Accelerating Numerical Linear Algebra Kernels on a Scalable Run Time Reconfigurable Platform .....	161
<i>Prasenjit Biswas, Pramod P. Udupa, Rajdeep Mondal, Keshavan Varadarajan, Mythri Alle, S.K. Nandy, and Ranjani Narayan</i>	
Task Dispersal Measurement in Dynamic Reconfigurable NoCs .....	167
<i>Mohammad Hosseinabady, Jose L. Nunez-Yanez, and Antonio Marcello Coppola</i>	
Defect and Variation Issues on Design Mapping of Reconfigurable Nanoscale Crossbars .....	173
<i>Behnam Ghavami, Alireza Tajary, Mohsen Raji, and Hossein Pedram</i>	
ASIC Design of an Adaptive Control Unit for Reconfigurable Analog-to-Digital Converters .....	179
<i>Zulhakimi Razak, Ahmet Erdogan, and Tughrul Arslan</i>	
A Calibration Circuit for Reconfigurable Smart ADC for Biomedical Signal Processing .....	185
<i>Salwa Mostafa, Wenchao Qu, Syed K. Islam, and Mohamed Mahfouz</i>	

Fast Sequential FPGA Startup Based on Partial and Dynamic Reconfiguration .....	190
<i>Michael Hübner, Joachim Meyer, Oliver Sander, Lars Braun, Jürgen Becker, Juanjo Noguera, and Rodney Stewart</i>	

## Physical Design

A Body Biasing Method for Charge Recovery Circuits: Improving the Energy Efficiency and DPA-Immunity .....	195
<i>Mehrdad Khatir and Alireza Ejlali</i>	
Memory-Less Pipeline Dynamic Circuit Design Technique .....	201
<i>Themistoklis Haniotakis, Zaher Owda, and Yiorgos Tsiatouhas</i>	
A Floating Gate MOSFET Based Current Reference with Subtraction Technique .....	206
<i>V. Suresh Babu, P.S. Haseena, and M.R. Baiju</i>	
A Low Power, High Performance Threshold Logic-Based Standard Cell Multiplier in 65 nm CMOS .....	210
<i>Samuel Leshner, Krzysztof Berezowski, Xiaoyin Yao, Gayathri Chalivendra, Saurabh Patel, and Sarma Vrudhula</i>	
Pattern-Driven Clock Tree Routing with Via Minimization .....	216
<i>Ali M. Farhangi, Asim J. Al-Khalili, and Dhamin Al-Khalili</i>	
Ultra-Low-Power Sensor Signal Monitoring and Impulse Radio Architecture for Biomedical Applications .....	222
<i>M.R. Haider, A.B. Islam, and S.K. Islam</i>	

## Advanced Mixed Signal Design

Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs .....	228
<i>Ankit More and Baris Taskin</i>	
Testing Parametric and Catastrophic Faults in Mixed-Signal Integrated Circuits Using Wavelets .....	232
<i>A.D. Spyronasios, M.G. Dimopoulos, N.P. Papadopoulos, and A.A. Hatzopoulos</i>	
A Receiver Circuit for Low-Swing Interconnect Schemes .....	238
<i>Yiannis Moisiadis and Yiorgos Tsiatouhas</i>	
An 8-Bit Voltage Mode Analog to Digital Converter Based on Integer Division .....	242
<i>Nikos Petrellis, Michael Birbas, John Kikidis, and Alexios Birbas</i>	
DC Offset Modeling and Noise Minimization for Differential Amplifier in Subthreshold Operation .....	247
<i>Kapil K. Rajput, Anil K. Saini, and Subash C. Bose</i>	
Fast Evaluation of Analog Circuits Using Linear Programming .....	253
<i>Zach Cashero, Allen Chen, Ryan Hoppal, and Tom Chen</i>	
FGMOS Based Built-In Current Sensor for Low Supply Voltage Analog and Mixed-Signal Circuits Testing .....	259
<i>S. Siskos</i>	

A Sub-1 $\mu$ A Low-Power FSK Modulator for Biomedical Sensor Circuits .....	265
<i>Kai Zhu, Mohammad R. Haider, Song Yuan, and Syed K. Islam</i>	
Design of a Bandgap Reference Circuit with Trimming for Operation at Multiple Voltages and Tolerant to Radiation in 90nm CMOS Technology .....	269
<i>E. Vilella and A. Diéguez</i>	
<b>Advanced High-Performance Design Techniques</b>	
Low Power Single Electron Or/Nor Gate Operating at 10GHz .....	273
<i>T. Tsiolakis, G. Ph. Alexiou, and N. Konofaos</i>	
Performance Optimization of Conventional MOS-Like Carbon Nanotube-FETs Based on Dual-Gate-Material .....	277
<i>Hailiang Zhou, Minxuan Zhang, Liang Fang, and Yue Hao</i>	
A Mesh-Buffer Displacement Optimization Strategy .....	282
<i>Guilherme Flach, Gustavo Wilke, Marcelo Johann, and Ricardo Reis</i>	
BLAS Comparison on FPGA, CPU and GPU .....	288
<i>Srinidhi Kestur, John D. Davis, and Oliver Williams</i>	
Novel Architecture for Highly Hardware Efficient Implementation of Real Time Matrix Inversion Using Gauss Jordan Technique .....	294
<i>Chandranth V and Ramachandra Kuloor</i>	
<b>Design for Reliability</b>	
Reliability Analysis and Improvement in Nano Scale Design .....	299
<i>Mahtab Niknahad, Michael Huebner, and Juergen Becker</i>	
Reliability-Aware Dynamic Voltage and Frequency Scaling .....	304
<i>F. Firouzi, M.E. Salehi, F. Wang, S.M. Fakhraie, and S. Safari</i>	
TRB: Tag Replication Buffer for Enhancing the Reliability of the Cache Tag Array .....	310
<i>Shuai Wang, Jie Hu, and Sotirios G. Ziavras</i>	
<b>Architecture-Level Design Solutions</b>	
A Delay Model of Two-Cycle NoC Router in 2D-Mesh Network .....	316
<i>Shubo Qi, Jinwen Li, Zuocheng Xing, Xiaomin Jia, and Minxuan Zhang</i>	
Tree-Based Routing for Faulty On-Chip Networks with Mesh Topology .....	321
<i>Hsin-Chou Chi, Yu-Hong Jhang, and Wen-Shu Chen</i>	
A Hierarchical Hybrid Optical-Electronic Network-on-Chip .....	327
<i>Kwai Hung Mo, Yaoyao Ye, Xiaowen Wu, Wei Zhang, Weichen Liu, and Jiang Xu</i>	
A High Throughput Low Power FIFO Used for GALS NoC Buffers .....	333
<i>Mohammad Fattah, Abdurrahman Manian, Abbas Rahimi, and Siamak Mohammadi</i>	
An Artificial Neural Network-Based Hotspot Prediction Mechanism for NoCs .....	339
<i>Elena Kakoulli, Vassos Soteriou, and Theocharis Theocharides</i>	

A Homogeneous MPSoC with Dynamic Task Mapping for Software Defined Radio .....	345
<i>Camille Jalier, Didier Lattard, Gilles Sassatelli, Pascal Benoit, and Lionel Torres</i>	
Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture .....	351
<i>Ulhas Deshmukh and Vineet Sahula</i>	
Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model .....	357
<i>Naoya Onizawa, Tomoyoshi Funazaki, Atsushi Matsumoto, and Takahiro Hanyu</i>	
An Analytical Framework with Bounded Deflection Adaptive Routing for Networks-on-Chip .....	363
<i>Pavel Ghosh, Arvind Ravi, and Arunabha Sen</i>	
Hybrid QoS Method for Networks-on-Chip .....	369
<i>Shijun Lin, Jianghong Shi, and Huihuang Chen</i>	
<b>Emerging Devices for Memory Design and Nanocomputing</b>	
XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation .....	375
<i>Theodoros Lioris, Grigoris Dimitroulakos, and Kostas Masselos</i>	
Modeling and Simulation of Multi-operation Microcode-Based Built-In Self Test for Memory Fault Detection and Repair .....	381
<i>R.K. Sharma and Aditi Sood</i>	
A Novel 1.8 V, 1066 Mbps, DDR2, DFI-Compatible, Memory Interface .....	387
<i>A. Alexandropoulos, E. Davrazos, F. Plessas, and M. Birbas</i>	
Recovery Boosting: A Technique to Enhance NBTI Recovery in SRAM Arrays .....	393
<i>Taniya Siddiqua and Sudhanva Gurumurthi</i>	
A New Low-Power Soft-Error Tolerant SRAM Cell .....	399
<i>Nicholas Axelos, Kiamal Pekmestzi, and Nikolaos Moschopoulos</i>	
The Impact of Process Faults on Specific Parameters of a 1.9GHz CMOS Mixer .....	405
<i>A. Karagounis, B. Kotsos, N. Assimakis, E. Petropoulou, and A. Polyzos</i>	
<b>Novel System Design Trends with Emerging Technologies</b>	
Improved Yield in Nanotechnology Circuits Using Non-square Meshes .....	410
<i>Costas Argyrides, Nikolaos Mavrogiannakis, and Dhiraj K. Pradhan</i>	
Dynamic Power Management on LDPC Decoders .....	416
<i>Erick Amador, Raymond Knopp, Vincent Rezard, and Renaud Pacalet</i>	
Implementation Analysis of a Dynamic Energy Management Approach Inspired by Game-Theory .....	422
<i>Imen Mansouri, Camille Jalier, Fabien Clermidy, Pascal Benoit, and Lionel Torres</i>	

Data-Flow Driven Equivalence Checking for Verification of Code Motion Techniques .....	428
<i>Chandan Karfa, Dipankar Sarkar, and Chittaranjan Mandal</i>	
<b>Poster Session</b>	
A Novel, Variable Resolution Flash ADC with Sub Flash Architecture .....	434
<i>Mahesh Kumar Adimulam, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan, and M.B. Srinivas</i>	
Bitstream Efficiency of Field Programmable One-Hot Arrays .....	436
<i>Mark G. Arnold, Panos Vouzis, and Jung Ho Cho</i>	
A Family of Area-Time Efficient Modulo $2n+1$ Adders .....	442
<i>H.T. Vergos</i>	
A High-Level Mapping Algorithm Targeting 3D NoC Architectures with Multiple Vdd .....	444
<i>Kostas Siozios, Iraklis Anagnostopoulos, and Dimitrios Soudris</i>	
Towards Supporting Fault-Tolerance in FPGAs .....	446
<i>Kostas Siozios, Dimitrios Soudris, and Dionisios Pnevmatikatos</i>	
Combining Unspecified Test Data Bit Filling Methods and Run Length Based Codes to Estimate Compression, Power and Area Overhead .....	448
<i>Usha S. Mehta, Niranjana M. Devashrayee, and Kanker S. Dasgupta</i>	
A Novel On-Chip Interconnection Topology for Mesh-Connected Processor Arrays .....	450
<i>Xiaofang Wang</i>	
BBVC-3D-NoC: An Efficient 3D NoC Architecture Using Bidirectional Bisynchronous Vertical Channels .....	452
<i>Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Generation and Exploration of Layouts for Area-Efficient Barrel Shifters .....	454
<i>Alen Bardizbanyan, Kasyab P. Subramanian, and Per Larsson-Edefors</i>	
A Reverse Converter for the Enhanced Moduli Set $\{2n-1, 2n+1, 22n,$ $22n+1-1\}$ Using CRT and MRC .....	456
<i>Amir Sabbagh Molahosseini and Keivan Navi</i>	
Impact of Process Variations on Flip-Flops Energy and Timing Characteristics .....	458
<i>Marco Lanuzza, Raffaele De Rose, Fabio Frustaci, Stefania Perri, and Pasquale Corsonello</i>	
Side Channel Attacks Cryptanalysis against Block Ciphers Based on FPGA Devices .....	460
<i>Anestis Bechtsoudis and Nicolas Sklavos</i>	
Supporting Efficient Synchronization in Multi-core NoCs Using Dynamic Buffer Allocation Technique .....	462
<i>Xiaowen Chen, Zhonghai Lu, Axel Jantsch, Shuming Chen, Jianzhuang Lu, and Hucheng Wu</i>	



Autonomous Design in VLSI: An In-House Universal Cellular Neural Platform .....	464
<i>Ludovic A. Krundel, David J. Mulvaney, and Vassilios A. Chouliaras</i>	

## PhD Forum

High-Performance TSV Architecture for 3-D ICs .....	467
<i>Masoud Daneshtalab, Masoumeh Ebrahimi, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen</i>	
Mixed-Signal Diverse Redundant System for Safety Critical Applications in FPGA .....	469
<i>Romuald Girardey, Michael Hübner, and Jürgen Becker</i>	
Design Automation and Analysis of Resonant Rotary Clocking Technology .....	471
<i>Vinayak Honkote</i>	
System Level Design of Complex Hardware Applications Using ImpulseC .....	473
<i>Georgia Kalogeridou, Nikolaos S. Voros, and Konstantinos Masselos</i>	
Two-Dimensional Dynamic Multigrained Reconfigurable Hardware .....	475
<i>Lars Braun and Jürgen Becker</i>	
FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications .....	477
<i>Diana Göhringer and Jürgen Becker</i>	
Performance Analysis of 3D NoCs Partitioning Methods .....	479
<i>Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, and Hannu Tenhunen</i>	
Autonomous Design in VLSI: Growing and Learning on Silicon .....	481
<i>Ludovic A. Krundel, David J. Mulvaney, and Vassilios A. Chouliaras</i>	
High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures .....	486
<i>Sotirios Xydīs, Kiamal Pekmestzi, Dimitrios Soudris, and George Economakos</i>	

## Research Project Workshop

MULTICUBE: Multi-objective Design Space Exploration of Multi-core Architectures .....	488
<i>Cristina Silvano, William Fornaciari, Gianluca Palermo, Vittorio Zaccaria, Fabrizio Castro, Marcos Martinez, Sara Bocchio, Roberto Zafalon, Prabhat Avasare, Geert Vanmeerbeeck, Chantal Ykman-Couvreur, Maryse Wouters, Carlos Kavka, Luka Onesti, Alessandro Turco, Umberto Bondik, Giovanni Marianik, Hector Posadas, Eugenio Villar, Chris Wu, Fan Dongrui, Zhang Hao, and Tang Shibin</i>	

2PARMA: Parallel Paradigms and Run-Time Management Techniques for Many-Core Architectures .....	494
<i>C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, A. Di Biagio, E. Speziale, M. Tartara, D. Siorpaes, H. Hübert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-Couvreur, A. Bartzas, S. Xydis, D. Soudris, T. Kempf, G. Ascheid, R. Leupers, H. Meyr, J. Ansari, P. Mähönen, and B. Vanthournout</i>	
System Level Design for Embedded Reconfigurable Systems Using MORPHEUS Platform .....	500
<i>Paul Brelet, Arnaud Grasset, Philippe Bonnot, Frank Ieromnimon, Dimitrios Kritharidis, and Nikolaos S. Voros</i>	
The SATURN Approach to SysML-Based HW/SW Codesign .....	506
<i>Wolfgang Mueller, Da He, Fabian Mischkalla, Arthur Wegele, Paul Whiston, Pablo Peñil, Eugenio Villar, Nikolaos Mitas, Dimitrios Kritharidis, Florent Azcarate, and Manuel Carballeda</i>	
Mapping Embedded Applications on MPSoCs: The MNEMEE Approach .....	512
<i>Christos Baloukas, Lazaros Papadopoulos, Dimitrios Soudris, Sander Stuijk, Olivera Jovanovic, Florian Schmoll, Daniel Cordes, Robert Pyka, Arindam Mallik, Stylios Mamagkakis, François Capman, Séverin Collet, Nikolaos Mitas, and Dimitrios Kritharidis</i>	
Mapping Optimisation for Scalable Multi-core ARchiTecture: The MOSART Approach .....	518
<i>Bernard Candaele, Sylvain Aguirre, Michel Sarlotte, Iraklis Anagnostopoulos, Sotirios Xydis, Alexandros Bartzas, Dimitris Bekiaris, Dimitrios Soudris, Zhonghai Lu, Xiaowen Chen, Jean-Michel Chabloz, Ahmed Hemani, Axel Jantsch, Geert Vanmeerbeeck, Jari Kreku, Kari Tiensyrja, Fragkiskos Ieromnimon, Dimitrios Kritharidis, Andreas Wiefink, Bart Vanthournout, and Philippe Martin</i>	
<b>Author Index</b> .....	<b>524</b>