2010 ACM/IEEE International Symposium on Low-Power Electronics and Design

(ISLPED 2010)

Austin, Texas, USA 18-20 August 2010



IEEE Catalog Number: ISBN:

CFP10LOW-PRT 978-1-4244-8588-8



Table of Contents

Message from General Chairs

Vojin Oklobdzija (General Co-chair) Barry Pangrle (General Co-chair)

Message from the Technical Program Chairs

Chris Kim (Technical Program Co-chair) Naresh Shanbhag (Technical Program Co-chair)

ISLPED 2010 Organization

ISLPED 2010 Technical Program Committee

ISLPED 2010 Additional Reviewers

ISLPED 2010 Sponsors and Supporters

Keynote Address

Session Chair: Naresh Shanbhag (University of Illinois at Urbana-Champaign)

Going Beyond Turing: Energy-efficiency in the Post-Moore Era

Keynote Address

Session Chair: Barry Pangle (Mentor Graphics)

Emerging Low Power Technologies: CMOS or Beyond CMOS

Session 1.1.1: Alternative Memory and Emerging Devices

Session Chair: Mike Clinton (Texas Instruments)

Co-chair: Rahul Rao (IBM)

Combined Magnetic- and Circuit-Level Enhancements for the Nondestructive Self-Reference Scheme of STT-RAM (Page 1)

Yiran Chen (Seagate Technology)

Hai Li (Polytechnic Institute of New York University)

Xiaobin Wang (Seagate Technology)

Wenzhong Zhu (Seagate Technology)

Wei Xu (Rensselaer Polytechnic Institute)

Tong Zhang (Rensselaer Polytechnic Institute)

A New Paradigm in the Design of Energy-Efficient Digital Circuits Using Laterally-Actuated Double-Gate NEMs (Page 7)

Hamed Dadgour (University of California, Santa Barbara)

Muhammad M. Hussain (King Abdullah University of Science and Technology)

Kaustav Banerjee (University of California, Santa Barbara)

Analysis of Thermal Behaviors of Spin-Torque-Transfer RAM: A Simulation Study (Page 13)

Subho Chatterjee (Georgia Institute of Technology)

Sayeef Salahuddin (University of California, Berkeley)

Satish Kumar (Georgia Institute of Technology)

Saibal Mukhopadhyay (Georgia Institute of Technology)

Variation Aware Performance Analysis of Gain Cell Embedded DRAMs (Page 19)

Wei Zhang (University of Minnesota)

Ki Chul Chun (University of Minnesota)

Chris H. Kim (University of Minnesota)

Low-Power Dual-Element Memristor Based Memory Design (Page 25)

Dimin Niu (The Pennsylvania State University)

Yiran Chen (Seagate Technology)

Yuan Xie (The Pennsylvania State University)

Session 2.2.1: Variation-aware and Reconfigurable Design

Session Chair: Sani Nassif (IBM)

Co-chair: Naehyuck Chang (Seoul National University)

Power-Efficient Variation-Aware Photonic On-Chip Network Management (Page 31)

Moustafa Mohamed (University of Colorado at Boulder)

Zheng Li (Tsinghua University)

Xi Chen (University of Colorado at Boulder)

Li Shang (University of Colorado at Boulder)

Alan R. Mickelson (University of Colorado at Boulder)

Manish Vachharajani (University of Colorado at Boulder)

Yihe Sun (Tsinghua University)

VAIL: Variation-Aware Issue Logic and Performance Binning for Processor Yield and Profit

Improvement (Page 37)

Somnath Paul (Case Western Reserve University)

Swarup Bhunia (Case Western Reserve University)

Low-Power Sub-Threshold Design of Secure Physical Unclonable Functions (Page 43)

Lang Lin (University of Massachusetts)

Dan Holcomb (University of California, Berkeley)

Dilip Kumar Krishnappa (University of Massachusetts)

Prasad Shabadi (University of Massachusetts)

Wayne Burleson (University of Massachusetts)

Exploiting Power Budgeting in Thermal-Aware Dynamic Placement for Reconfigurable Systems (Page 49)

Shahin Golshan (University of California, Irvine)

Eli Bozorgzadeh (University of California, Irvine)

Benjamin C. Schafer (NEC Corporation)

Kazutoshi Wakabayashi (NEC Corporation)

Houman Homayoun (University of California, Irvine)

Alex Veidenbaum (University of California, Irvine)

3D-NonFAR: Three-Dimensional Non-Volatile FPGA ARchitecture Using Phase Change Memory (Page 55)

Yibo Chen (The Pennsylvania State University)

Jishen Zhao (The Pennsylvania State University)

Yuan Xie (The Pennsylvania State University)

Session 1.2.1: Microarchitectures and Scheduling

Session Chair: Amy Novak (AMD)

Co-chair: Eren Kursun (IBM)

Low-Power Current-Mode Transceiver for On-Chip Bidirectional Buses (Page 61)

Marshnil Dave (IIT-Bombay)

Rajkumar Satkuri (Intel, India)

Mahavir Jain (IIT-Bombay)

Maryam Shojaei (IIT-Bombay)

Dinesh K. Sharma (IIT-Bombay)

Low Power Branch Prediction for Embedded Application Processors (Page 67)

Nadav Levison (Tel Aviv University)

Shlomo Weiss (Tel Aviv University)

Reducing Variability in Chip-Multiprocessors with Adaptive Body Biasing (Page 73)

Alyssa Bonnoit (Carnegie Mellon University)

Lawrence Pileggi (Carnegie Mellon University)

Diet SODA: A Power-Efficient Processor for Digital Cameras (Page 79)

Sangwon Seo (University of Michigan)

Ronald G. Dreslinski (University of Michigan)

Mark Woh (University of Michigan)

Chaitali Chakrabarti (Arizona State University)

Scott Mahlke (University of Michigan)

Trevor Mudge (University of Michigan)

Temperature- and Energy-Constrained Scheduling in Multitasking Systems: A Model Checking

Approach (Page 85)

Weixun Wang (University of Florida)

Xiaoke Qin (University of Florida)

Prabhat Mishra (University of Florida)

Session 1.3.1: Low-Power Design for Scaled Low-Voltage Processes

Session Chair: Gary Carpenter (IBM)

Co-chair: Atila Alvandpour (Linkoping University)

A 6µW, 100Kbps, 3-5GHz, UWB Impulse Radio Transmitter (Page 91)

Rajeev K. Dokania (Cornell University)

Xiao Y. Wang (Cornell University)

Carlos I. Dorta-Quinones (Cornell University)

Waclaw Godycki (Cornell University)

Siddharth G. Tallur (Cornell University)

Alyssa B. Apsel (Cornell University)

A 65nm CMOS Low-Power, Low-Voltage Bandgap Reference with Using Self-Biased Composite Cascode

Opamp (Page 95)

Leila Koushaeian (Centre for Telecommunication and Micro-Electronics)

Stan Skafidas (Melbourne University)

A 5V Output Voltage Boost Switching Converter with Hybrid Digital and Analog PWM Control (Page 99)

Chien-Chun Lu (Industrial Technology Research Institute, Taiwan)

Ming-Ching Kuo (Industrial Technology Research Institute, Taiwan)

A Low-Power Digitally-Programmable Variable Gain Amplifier in 65 nm CMOS (Page 105)

Amir Zjajo (Delft University of Technology)

Mingxin Song (Harbin University of Science and Technology)

Poster Session

Session Chair: Manish Goel (Texas Instruments)

PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings (Page 111)

Vinayak Honkote (Drexel University)

Baris Taskin (Drexel University)

HERQULES: System Level Cross-Layer Design Exploration for Efficient Energy-Quality Trade-Offs (Page

117)

Georgios Karakonstantis (Purdue University)

Georgios Panagopoulos (Purdue University)

Kaushik Roy (Purdue University)

Analog Circuit Shielding Routing Algorithm Based on Net Classification (Page 123)

Qiang Gao (Tsinghua University)

Yin Shen (Tsinghua University)

Yici Cai (Tsinghua University)

Hailong Yao (Tsinghua University)

MODEST: A Model for Energy Estimation Under Spatio-Temporal Variability (Page 129)

Shrikanth Ganapathy (Universitat Politècnica de Catalunya)

Ramon Canal (Universitat Politècnica de Catalunya)

Antonio Gonzalez (Universitat Politècnica de Catalunya, & Intel Barcelona Research Center)

Antonio Rubio (Universitat Politècnica de Catalunya)

Replication-Aware Leakage Management in Chip Multiprocessors with Private L2 Caches (Page 135)

Hyunhee Kim (Seoul National University)

Jung Ho Ahn (Seoul National University)

Jihong Kim (Seoul National University)

Exploring Custom Instruction Synthesis for Application-Specific Instruction Set Processors with Multiple Design Objectives (Page 141)

Hai Lin (University of Connecticut)

Yunsi Fei (University of Connecticut)

Energy Efficient Implementation of Parallel CMOS Multipliers with Improved Compressors (Page 147)

Dursun Baran (University of Texas at Dallas)

Mustafa Aktan (University of Texas at Dallas)

Vojin G. Oklobdzija (University of Texas at Dallas)

Real-Energy: A New Framework and a Case Study to Evaluate Power-Aware Real-Time Scheduling

Algorithms (Page 153)

Jian (Denny) Lin (University of Houston)

Wei Song (University of Houston)

Albert M. K. Cheng (University of Houston)

A Low-Power Clock Gating Cell Optimized for Low-Voltage Operation in a 45-mm Technology (Page 159)

Martin Saint-Laurent (Qualcomm Inc.)

Animesh Datta (Qualcomm Inc.)

Dynamic Thermal Management for Single and Multicore Processors Under Soft Thermal Constraints (Page 165)

Bing Shi (University of Maryland)

Yufu Zhang (University of Maryland)

Ankur Srivastava (University of Maryland)

A Three-Step Power-Gating Turn-on Technique for Controlling Ground Bounce Noise (Page 171)

Rahul Singh (Seoul National University)

AhReum Kim (Seoul National University)

SoYoung Kim (Sungkyunkwan University)

Suhwan Kim (Seoul National University)

Customizing Pattern Set for Test Power Reduction via Improved X-Identification and Reordering (Page 177)

S. Krishna Kumar (Indian Institute of Technology Kharagpur)

S. Kaundinya (Indian Institute of Technology Kharagpur)

Subhadip Kundu (Indian Institute of Technology Kharagpur)

Santanu Chattopadhyay (Indian Institute of Technology Kharagpur)

Analysis and Design of Ultra Low Power Thermoelectric Energy Harvesting Systems (Page 183)

Chao Lu (Purdue University)

Sang Phill Park (Purdue University)

Vijay Raghunathan (Purdue University)

Kaushik Roy (Purdue University)

RAPL: Memory Power Estimation and Capping (Page 189)

Howard David (Intel Corporation)

Eugene Gorbatov (Intel Corporation)

Ulf R. Hanebutte (Intel Corporation)

Rahul Khanaa (Intel Corporation)

Christian Le (Intel Corporation)

Energy Efficient Proactive Thermal Management in Memory Subsystem (Page 195)

Raid Z. Ayoub (University of California, San Diego)

Krishnam Raju Indukuri (University of California, San Diego)

Tajana Simunic Rosing (University of California, San Diego)

Power-Performance Management on an IBM POWER7 Server (Page 201)

Karthick Rajamani (IBM)

Freeman Rawson (IBM)

Malcolm Ware (IBM)

Heather Hanson (IBM)

John Carter (IBM)

Todd Rosedahl (IBM)

Andrew Geissler (IBM)

Guillermo Silva (IBM)

Hong Hua (IBM)

Energy and Thermal-Aware Video Coding via Encoder/Decoder Workload Balancing (Page 207)

Domenic Forte (University of Maryland)

Ankur Srivastava (University of Maryland)

Tradeoff Between Energy Savings and Privacy Protection in Computation Offloading (Page 213)

Jibang Liu (Purdue University)

Karthik Kumar (Purdue University)

Yung-Hsiang Lu (Purdue University)

0.5-V Operation Variation-Aware Word-Enhancing Cache Architecture Using 7T/14T Hybrid SRAM (Page 219)

Yohei Nakata (Kobe University)

Shunsuke Okumura (Kobe University)

Hiroshi Kawaguchi (Kobe University)

Masahiko Yoshimoto (Kobe University and JST, CREST)

Workload-Adaptive Process Tuning Strategy for Power-Efficient Multi-Core Processors (Page 225)

Jungseob Lee (University of Wisconsin, Madison)

Chi-Chao Wang (Arizona State University)

Hamid Ghasemi (University of Wisconsin, Madison)

Lloyd Bircher (Advanced Micro Devices)

Yu Cao (Arizona State University)

Nam Sung Kim (University of Wisconsin, Madison)

Small-Area and Low-Energy K-Best MIMO Detector Using Relaxed Tree Expansion and Early

Forwarding (Page 231)

Tae-Hwan Kim (Korea Advanced Institute of Science and Technology)

In-Cheol Park (Korea Advanced Institute of Science and Technology)

Kevnote Address

Session Chair: Chris H. Kim (University of Minnesota)

Ultra Low Power Electronics in the Next Decade (Page 237)

Ajith Amerasekera (Texas Instruments Inc.)

Keynote Address

Session Chair: Vojin Oklobdzija (University of Texas, Dallas)

Technology Variability and Uncertainty Implications for Power- Efficient VLSI Systems (Page 239)

Kevin Nowka (IBM Research - Austin)

Session 1.1.2: Voltage Scaling and Adaptation for Low-Power

Session Chair: Keith Bowman (Intel)

Co-chair: Srini Sridhara (Texas Instruments)

Workload-Aware Neuromorphic Design of Low-Power Supply Voltage Controller (Page 241)

Saurabh Sinha (Arizona State University)

Jounghyuk Suh (Arizona State University)

Bertan Bakkaloglu (Arizona State University)

Yu Cao (Arizona State University)

Distributed DVFS Using Rationally-Related Frequencies and Discrete Voltage Levels (Page 247)

Jean-Michel Chabloz (KTH, Sweden)

Ahmed Hemani (KTH, Sweden)

NBTI-Aware DVFS: A New Approach to Saving Energy and Increasing Processor Lifetime (Page 253)

Mehmet Basoglu (The University of Texas at Austin)

Michael Orshansky (The University of Texas at Austin)

Mattan Erez (The University of Texas at Austin)

In-Situ Power Monitoring Scheme and Its Application in Dynamic Voltage and Threshold Scaling for

Digital CMOS Integrated Circuits (Page 259)

Nandish A. Mehta (Indian Institute of Science)

Gururaj V. Naik (Purdue University)

Bharadwaj S. Amrutur (Indian Institute of Science)

Leakage Minimization Using Self Sensing and Thermal Management (Page 265)

Alireza Vahdatpour (University of California, Los Angeles)

Miodrag Potkonjak (University of California, Los Angeles)

Clock Network Design for Ultra-Low Power Applications (Page 271)

Mingoo Seok (University of Michigan)

David Blaauw (University of Michigan)

Dennis Sylvester (University of Michigan)

Session 2.3.1: Analysis and Optimization for Energy-efficient Systems

Session Chair: Brian Evans (University of Texas, Austin)

Co-chair: Vivek Tiwari (Intel)

Large-Scale Battery System Modeling and Analysis for Emerging Electric-Drive Vehicles (Page 277)

Kun Li (University of Colorado at Boulder)

Jie Wu (Tsinghua University)

Yifei Jiang (University of Colorado at Boulder)

Zyad Hassan (University of Colorado at Boulder)

Qin Lv (University of Colorado at Boulder)

Li Shang (University of Colorado at Boulder)

Dragan Maksimovic (University of Colorado at Boulder)

Power-Efficient Directional Wireless Communication on Small Form-Factor Mobile Devices (Page 283)

Ardalan Amiri Sani (Rice University)

Hasan Dumanli (Rice University)

Lin Zhong (Rice University)

Ashutosh Sabharwal (Rice University)

Dynamic Thermal Management for Networked Embedded Systems Under Harsh Ambient Temperature Variation (Page 289)

Sangyoung Park (Seoul National University)

Jian-Jia Chen (Karlsruhe Institute of Technology)

Donghwa Shin (Seoul National University)

Younghyun Kim (Seoul National University)

Chia-Lin Yang (National Taiwan University)

Naehyuck Chang (Seoul National University)

PS-BC: Power-Saving Considerations in Design of Buffer Caches Serving Heterogeneous Storage

Devices (Page 295)

Feng Chen (The Ohio State University)

Xiaodong Zhang (The Ohio State University)

Low-Power DWT-Based Quasi-Averaging Algorithm and Architecture for Epileptic Seizure Detection (Page

Himanshu Markandeya (Purdue University)

Georgios Karakonstantis (Purdue University)

Shriram Raghunathan (Purdue University)

Pedro Irazoqui (Purdue University)

Kaushik Roy (Purdue University)

Session 2.2.2: Energy Harvesting and Power Conversion Systems

Session Chair: Lei He (University of California, Los Angeles)

Co-chair: Vijay Raghunathan (Purdue University)

Maximum Power Transfer Tracking for a Photovoltaic-Supercapacitor Energy System (Page 307)

Younghyun Kim (Seoul National University)

Naehyuck Chang (Seoul National University)

Yanzhi Wang (University of Southern California)

Massoud Pedram (University of Southern California)

DuraCap: A Supercapacitor-Based, Power-Bootstrapping, Maximum Power Point Tracking Energy-Harvesting System (Page 313)

Chien-Ying Chen (National Tsing Hua University)

Pai H. Chou (National Tsing Hua University & University of California, Irvine)

Peak Power Modeling for Data Center Servers with Switched-Mode Power Supplies (Page 319)

David Meisner (University of Michigan)

Thomas F. Wenisch (University of Michigan)

Load-Matching Adaptive Task Scheduling for Energy Efficiency in Energy Harvesting Real-Time

Embedded Systems (Page 325)

Shaobo Liu (Binghamton University, State University of New York)

Jun Lu (Binghamton University, State University of New York)

Qing Wu (Binghamton University, State University of New York)

Qinru Qiu (Binghamton University, State University of New York)

Session 2.1.1: Thermal, Variability, and Reliability Considerations in Power-Aware Design

Session Chair: Feng Shi (Yale University)

Co-chair: Azadeh Davoodi (University of Wisconsin-Madison)

Post-Silicon Power Characterization Using Thermal Infrared Emissions (Page 331)

Ryan Cochran (Brown University)

Abdullah Nazma Nowroz (Brown University)

Sherief Reda (Brown University)

Statistical Leakage Modeling for Accurate Yield Analysis: The CDF Matching Method and Its

Alternatives (Page 337)

Rouwaida Kanj (IBM Austin Research Laboratories)

Rajiv Joshi (IBM T. J. Watson Research Laboratories)

Sani Nassif (IBM T. J. Watson Research Laboratories)

Dynamic Indexing: Concurrent Leakage and Aging Optimization for Caches (Page 343)

Andrea Calimera (Politecnico di Torino)

Mirko Loghi (Univeristà di Udine)

Enrico Macii (Politecnico di Torino)

Massimo Poncino (Politecnico di Torino)

Special Session 1: Energy Efficiency via Error Resiliency

Session Chair: Subhasish Mitra (Stanford University)

Low Power Logic for Statistical Inference (Page 349)

Ben Vigoda (Lyric Semiconductor, Inc.)

Resilient Microprocessor Design for High Performance & Energy Efficiency (Page 355)

Keith A. Bowman (Intel Corporation)

James W. Tschanz (Intel Corporation)

Shih-Lien L. Lu (Intel Corporation)

Paolo A. Aseron (Intel Corporation)

Muhammad M. Khellah (Intel Corporation)

Arijit Raychowdhury (Intel Corporation)

Bibiche M. Geuskens (Intel Corporation)

Carlos Tokunaga (Intel Corporation)

Chris B. Wilkerson (Intel Corporation)

Tanay Karnik (Intel Corporation)

Vivek K. De (Intel Corporation)

Computing with Stochastic Processors: Revisiting the Correctness Contract Between Software and Hardware (Page 357)

Rakesh Kumar (University of Illinois)

Models for Energy-Efficient Approximate Computing (Page 359)

Ravi Nair (IBM Thomas J. Watson Research Center)

Special Session 2: Energy Storage Systems for Emerging Applications

Session Chair: Naehyuck Chang (Seoul National University)

Battery Management Technology for an Electric Vehicle (Page 361)

Jeff Lee (LG Electronics Inc.)

Hybrid Electrical Energy Storage Systems (Page 363)

Massoud Pedram (University of Southern California)

Naehyuck Chang (Seoul National University)

Younghyun Kim (Seoul National University)

Yanzhi Wang (University of Southern California)

Vehicle to Smart Grid Integration Technologies Challenges

Hybrid Energy Storage System Integration for Vehicles (Page 369)

Jia Wang (Illinois Institute of Technology)

Kun Li (University of Colorado, Boulder)

Qin Lv (University of Colorado, Boulder)

Hai Zhou (Northwestern University)

Li Shang (University of Colorado, Boulder)

Special Session 3: Energy Efficient Smart Buildings

Session Chair: Vijay Raghunathan (Purdue University)

Fine-grained Resource Monitoring in Residential Buildings

Cyber-Physical Energy Systems

Session Embedded Tutorial

Session Chair: Saibal Mukhopadhyay (Georgia Institute of Technology)

Microprocessor Power Delivery Challenges in the Nano-Era (Page 375)

Mondira Pant (Intel Corporation)

Session 1.2.2: Memory System Design

Session Chair: Jian Li (IBM)

Co-chair: Alper Buyuktosunoglu (IBM)

TurboTag: Lookup Filtering to Reduce Coherence Directory Power (Page 377)

Pejman Lotfi-Kamran (École publique Polytechnique Fédérale de Lausanne)

Michael Ferdman (Carnegie Mellon University & École publique Polytechnique Fédérale de Lausanne)

Daniel Crisan (École publique Polytechnique Fédérale de Lausanne)

Babak Falsafi (École publique Polytechnique Fédérale de Lausanne)

Rank-Aware Cache Replacement and Write Buffering to Improve DRAM Energy Efficiency (Page 383)

Ahmed M. Amin (Purdue University)

Zeshan A. Chishti (Intel Corporation)

An Energy Efficient Cache Design Using Spin Torque Transfer (STT) RAM (Page 389)

Mitchelle Rasquinha (Georgia Institute of Technology)

Dhruv Choudhary (Georgia Institute of Technology)

Subho Chatterjee (Georgia Institute of Technology)

Saibal Mukhopadhyay (Georgia Institute of Technology)

Sudhakar Yalamanchili (Georgia Institute of Technology)

Session 2.1.2: Design Optimization for Low Power

Session Chair: Sumit DasGupta (Silicon Integration Initiative, Si2)

Co-chair: Vishwani D. Agrawal ()

PASAP: Power Aware Structured ASIC Placement (Page 395)

Ashutosh Chakraborty (The University of Texas at Austin)

David Z. Pan (The University of Texas at Austin)

Automatic Synthesis of Near-Threshold Circuits with Fine-Grained Performance Tunability (Page 401)

Mohammad Reza Kakoee (University of Bologna)

Ashoka Sathanur (IMEC)

Antonio Pullini (iNoCs)

Jos Huisken (IMEC)

Luca Benini (University of Bologna)

A Pareto-Algebraic Framework for Signal Power Optimization in Global Routing (Page 407)

Hamid Shojaei (University of Wisconsin-Madison)

Tai-Hsuan Wu (University of Wisconsin-Madison)

Azadeh Davoodi (University of Wisconsin-Madison)

Twan Basten (Eindhoven University of Technology & Embedded Systems Institute)

Wakeup Synthesis and Its Buffered Tree Construction for Power Gating Circuit Designs (Page 413)

Seungwhun Paik (Korea Advanced Institute of Science and Technology)

Sangmin Kim (Korea Advanced Institute of Science and Technology)

Youngsoo Shin (Korea Advanced Institute of Science and Technology)

Session 2.3.2: Power Analysis for High-Performance Microprocessor Design Techniques

Session Chair: Trevor Mudge (University of Michigan) Co-chair: Chaitali Chakrabarti (Arizona State University)

Accurate Modeling and Calculation of Delay and Energy Overheads of Dynamic Voltage Scaling in Modern High-Performance Microprocessors (Page 419)

Jaehyun Park (Seoul National University)

Donghwa Shin (Seoul National University)

Naehyuck Chang (Seoul National University)

Massoud Pedram (University of Southern California)

Custom Feedback Control: Enabling Truly Scalable On-Chip Power Management for MPSoCs (Page 425)

Siddharth Garg (Carnegie Mellon University)

Diana Marculescu (Carnegie Mellon University)

Radu Marculescu (Carnegie Mellon University)

STM Versus Lock-Based Systems: An Energy Consumption Perspective (Page 431)

Felipe Klein (University of Campinas)

Alexandro Baldassin (University of Campinas)

Joao Moreira (University of Campinas)

Paulo Centoducatte (University of Campinas)

Sandro Rigo (University of Campinas)

Rodolfo Azevedo (University of Campinas)

Dynamic Workload Characterization for Power Efficient Scheduling on CMP Systems (Page 437)

Gaurav Dhiman (University of California, San Diego)

Vasileios Kontorinis (University of California, San Diego)

Dean Tullsen (University of California, San Diego)

Tajana Rosing (University of California, San Diego)

Eric Saxe (Oracle Corporation)

Jonathan Chew (Oracle Corporation)

Design Contest

Session Chair: Vasily Moshnyaga (Fukuoka University)