

2010 IEEE Custom Integrated Circuits Conference

(CICC 2010)

**San Jose, California, USA
19 – 22 September 2010**



**IEEE Catalog Number: CFP10CIC-PRT
ISBN: 978-1-4244-5758-8**

TABLE OF CONTENTS

SESSION 2 – ADVANCED EMBEDDED MEMORIES

A 45nm SOI Compiled Embedded DRAM with Random Cycle Times Down to 1.3ns.....	1
<i>Mark Jacunski, Darren Anand, Robert Busch, John Fifield, Matthew Lanahan, Paul Lane, Adrian Paparelli, Gary Pomichter, Dale Pontius, Michael Roberge, Stephen Sliva</i>	
Improving SRAM Vmin and Yield by Using Variation-Aware BTI Stress	5
<i>Jiajing Wang, Satyanand Nalam, Zhenyu Qi, Randy Mann, Mircea Stan, Benton Calhoun</i>	
Technology-Circuit Co-Design of Asymmetric SRAM Cells for Read Stability Improvement.....	9
<i>Jae-Joon Kim, Rahul Rao, Keunwoo Kim</i>	
7T SRAM Enabling Low-Energy Simultaneous Block Copy.....	13
<i>Shunsuke Okumura, Shusuke Yoshimoto, Kosuke Yamaguchi, Yohei Nakata, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	
A 32nm 0.5V-Supply Dual-Read 6T SRAM	17
<i>Jente Kuang, Jeremy Schaub, Fadi Gebara, Dieter Wendel, Sudesh Saroop, Tuyet Nguyen, Thomas Fröhnel, Antje Müller, Christopher Durham, Rolf Sautter, Bryan Lloyd, Bryan Robbins, Jürgen Pille, Sani Nassif, Kevin Nowka</i>	

SESSION 3 – TECHNOLOGY VARIABILITY MODELING

Modeling and Simulation of Transistor and Circuit Variability and Reliability	21
<i>Asen Asenov, Binjie Cheng, Daryoosh Dideban, Urban Kovac, Negin Moezi, Campbell Millar, Gareth Roy, Andrew Brown, Scott Roy</i>	
Technology Variability from a Design Perspective.....	29
<i>Borivoje Nikolic, Bastien Giraud, Zheng Guo, Liang-Teck Pang, Ji-Hoon Park, Seng Oon Toh</i>	
Statistical Modeling and Post Manufacturing Configuration for Scaled Analog CMOS	37
<i>Gokce Keskin, Jonathan Proesel, Lawrence Pileggi</i>	

SESSION 4 – ADVANCED AND SPECIALTY IC TECHNOLOGIES

Three-Dimensional Integration Technology Using Through-Si Via Based on Reconfigured Wafer-to-Wafer Bonding.....	41
<i>Mitsumasa Koyanagi, Takafumi Fukushima, Tetsu Tanaka</i>	
Analyzing the Impact of Double Patterning Lithography on SRAM Variability in 45nm CMOS	45
<i>Vivek Joshi, Michael Wieckowski, Gregory Chen, David Blaauw, Dennis Sylvester</i>	
Parameter-Specific Ring Oscillator for Process Monitoring at the 45 nm Node	49
<i>Lynn Wang, Nuo Xu, Seng Oon Toh, Andrew R. Neureuther, Tsu-Jae King Liu, Borivoje Nikolic</i>	
Specialty Foundry Technology and Design Enablement for RF, High Performance Analog, and Power.....	53
<i>Samir Chaudhry, Marco Racanelli</i>	

SESSION 5 – RF TRANSCEIVERS

Highly Integrated and Tunable RF Front-Ends for Reconfigurable Multi-Band Transceivers	57
<i>Hooman Darabi</i>	
A 1.2 mm² Fully Integrated GPS Radio with Cellular/WiFi Co-existence.....	65
<i>Paul Yu, Todd Sepke, Belal Helal, Shervin Shekarchian, Danilo Gerna, Konstantinos Sarrigeorgidis, Lydi Smaini, Arnab Mitra, James Li, Brian Brunn, Greg Uehara, Thomas Cho</i>	
A Flexible 500MHz to 3.6GHz Wireless Receiver with Configurable DT FIR and IIR Filter Embedded in a 7b 21MS/s SAR ADC	69
<i>David Lin, Li Li, Shahin Farahani, Michael Flynn</i>	
D-Band CMOS Transmitter and Receiver for Giga-Bit/Sec Wireless Data Link	73
<i>Zhiwei Xu, Qun Jane Gu, Yi-Cheng Wu, Adrian Tang, Yu-Ling Lin, Ho-Hsian Chen, Chewnpu Jou, Mau-Chung Frank Chang</i>	

SESSION 6 – ANALOG TECHNOLOGIES

Event-Driven Data Acquisition and Continuous-Time Digital Signal Processing	77
<i>Yannis Tsividis</i>	
A Self-Oscillating Class D Audio Amplifier with 0.0012% THD+N and 116.5 dB Dynamic Range	85
<i>Jingxue Lu, Ranjit Gharpurey</i>	
Dynamic Push-Pull Operational Amplifier for AMLCD Common Voltage Driver Using Minimum Current Limiting Circuit	89
<i>Seungchul Jung, Young-Jin Woo, Tae-Kyu Nam, Jin-Yong Jeon, Gyu-Ha Cho, Gyu-Hyeong Cho</i>	
A 5.8-mW, 20-MHz, 4th-Order Programmable Elliptic Filter Achieving Over -80-dB IM3	93
<i>Peiyuan Wan, Yun Chiu, Pingfen Lin</i>	
A Low-Noise Analog Baseband in 65nm CMOS	97
<i>Hassan Elwan, Ahmet Tekin, Kenneth Pedrotti</i>	
A 1.6mW 1.6ps-rms-Jitter 2.5GHz Digital PLL with 0.7-to-3.5GHz Frequency Range in 90nm CMOS	101
<i>Wenjing Yin, Rajesh Inti, Pavan Kumar Hanumolu</i>	
A 2.4ps Resolution 2.1mW Second-Order Noise-Shaped Time-to-Digital Converter with 3.2ns Range in 1MHz Bandwidth	105
<i>Brian Young, Sunwoo Kwon, Amr Elshazly, Pavan Kumar Hanumolu</i>	
High-Speed CMOS Ring Oscillators with Low Supply Sensitivity	109
<i>Xiaoyan Gui, Michael Green</i>	

SESSION 7 – BIOMEDICAL SENSORS AND SYSTEMS

Smart CMOS Substrates for Bioelectronic Interfaces: Overview and Trends	113
<i>Marco Tartagni</i>	
A Low-Power Multi-Band ECoG/EEG Interface IC	121
<i>Fan Zhang, Apurva Mishra, Andrew G. Richardson, Stavros Zanos, Brian P. Otis</i>	
A Programmable Pulse UWB Transmitter with 34% Energy Efficiency for Multichannel Neuro-Recording Systems	125
<i>Henrique Miranda, Teresa Meng</i>	
An Inside Body Power and Bidirectional Data Transfer IC Module Pair	129
<i>Edward Lee</i>	
192-Channel CMOS Neurochemical Microarray	133
<i>Meisam Honarvar Nazari, Hamed Mazhab-Jafari, Lian Leng, Axel Guenther, Roman Genov</i>	
A Frequency-Shift-Based CMOS Magnetic Biosensor with Spatially Uniform Sensor Transducer Gain	137
<i>Hua Wang, Constantine Sideris, Ali Hajimiri</i>	

SESSION 8 – ADVANCED WIRELINE TECHNOLOGIES

Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver	141
<i>Dustin Dunwell, Anthony Chan Carusone</i>	
Equalizer Design and Performance Trade-offs in ADC-Based Serial Links	145
<i>Jaeha Kim, Jihong Ren, Brian Leibowitz, Patrick Satarzadeh, Ali-Azam Abbasfar, Jared Zerbe</i>	
A Combined Anti-Aliasing Filter and 2-tap FFE in 65-nm CMOS for 2x Blind 2-10 Gb/s ADC-Based Receivers	153
<i>Tina Tahmoureszadeh, Siamak Sarvari, Ali Sheikholeslami, Hirotaka Tamura, Yasumoto Tomita, Masaya Kibune</i>	
A 5Gb/s 2x2 MIMO Crosstalk Cancellation Scheme for High-Speed I/Os	157
<i>Taehyoun Oh, Ramesh Harjani</i>	
A 6Gb/s Receiver With Discrete-Time Based Channel Filtering For Wireline FDM Communications	161
<i>Tsutomu Takeya, Kazuhisa Sunaga, Koichi Yamaguchi, Hideyuki Sugita, Yoichi Yoshida, Masayuki Mizuno, Tadahihiro Kuroda</i>	
A Slew-Rate Controlled Transmitter to Compensate for the Crosstalk-Induced Jitter of Coupled Microstrip Lines	165
<i>Hae-Kang Jung, Soo-Min Lee, Jae-Yoon Sim, Hong-June Park</i>	
Digital Link Pre-emphasis with Dynamic Driver Impedance Modulation	169
<i>Ranko Sredojevic, Vladimir Stojanovic</i>	

POSTER SESSION

Amorphous Silicon 7 Bit Digital-to-Analog Converter on PEN	173
<i>Aritra Dey, Hongjiang Song, Tofayel Ahmed, Sameer Venugopal, David Allee</i>	
Design of Low-Noise CMOS MEMS Accelerometer with Techniques for Thermal Stability and Stable DC Biasing	177
<i>S. S. Tan, C. Y. Liu, L. K. Yeh, Y. H. Chiu, Michael S.-C. Lu, Klaus Y. J. Hsu</i>	
A Signal-Agnostic Compressed Sensing Acquisition System for Wireless and Implantable Sensors	181
<i>Fred Chen, Anantha Chandrakasan, Vladimir Stojanovic</i>	
Analysis and Demonstration of MEM-Relay Power Gating	185
<i>Hossein Fariborzi, Matthew Spencer, Vaibhav Karkare, Jaeseok Jeon, Rhessa Nathanael, Chengcheng Wang, Fred Chen, Hei Kam, Vincent Pott, Tsu-Jae King Liu, Elad Alon, Vladimir Stojanovic, Dejan Markovic</i>	
An Energy-Efficient SoC for Closed-Loop Medical Monitoring and Intervention	189
<i>Xiaoyu Zhang, Hanjun Jiang, Fule Li, Songyuan Cheng, Chun Zhang, Zhihua Wang</i>	
A Novel Readout IC with High Noise Immunity for Charge-Based Touch Screen Panels	193
<i>Jun-Hyeok Yang, Seung-Chul Jung, Young-Jin Woo, Jin-Yong Jeon, Sung-Woo Lee, Chang-Byung Park, Hyun-Sik Kim, Seung-Tak Ryu, Gyu-Hyeong Cho</i>	
Ground Rule Slack Aware Tolerance-Driven Optical Proximity Correction for Local Metal Interconnects	197
<i>Shayak Banerjee, Kanak Agarwal, Michael Orshansky</i>	
HVM Performance Validation and DFM Techniques Used in a 32nm CMOS Thermal Sensor System	201
<i>David Duarte, Paola Zepeda, Suching Hsu, Atul Maheshwari, Greg Taylor</i>	
Single Event Transient Mitigation in Cache Memory using Transient Error Checking Circuits	205
<i>Xiao Yinyao, Lawrence Clark, Dan Patterson, Keith Holbert</i>	
Elimination of Half Select Disturb in 8T-SRAM by Local Injected Electron Asymmetric Pass Gate Transistor	209
<i>Kentaro Honda, Kousuke Miyaji, Shuhei Tanakamaru, Shinji Miyano, Ken Takeuchi</i>	
Opportunities for PMOS Read and Write Ports in Low Voltage Dual-Port 8T Bit Cell Arrays	213
<i>Bibiche Geuskens, Muhammad Khellah, Jaydeep Kulkarni, Tanay Karnik, Vivek De</i>	
M-12 Withdrawn	217
<i>N/A</i>	
A 1.2A 2MHz Tri-Mode Buck-Boost LED Driver With Feed-Forward Duty Cycle Correction	218
<i>Sarvesh Bang, Damian Swank, Arun Rao, William McIntyre, Qadeer Khan, Pavan Kumar Hanumolu</i>	
0.18-V Input Charge Pump with Forward Body Biasing in Startup Circuit Using 65nm CMOS	222
<i>Po-Hung Chen, Koichi Ishida, Xin Zhang, Yasuaki Okuma, Yoshikatsu Ryu, Makoto Takamiya, Takayasu Sakurai</i>	
A Novel Wideband 1-π Model with Accurate Substrate Modeling for On-Chip Spiral Inductors	226
<i>Huanhuan Zou, Jun Liu, Jincal Wen, Huang Wang, Lingling Sun, Zhiping Yu</i>	
Reliability Analysis of Analog Circuits Using Quadratic Lifetime Worst-Case Distance Prediction	230
<i>Xin Pan, Helmut Graeb</i>	
A 70 GHz 10.2 mW Self-Demodulator for OOK Modulation in 65-nm CMOS Technology	234
<i>Xia Li, Peter Baltus, Paul Van Zeijl, Dusan Milosevic, Arthur Van Roermund</i>	
A 10 GHz Frequency-Drift Temperature Compensated LC VCO with Fast-Settling Low-Noise Voltage Regulator in 0.13 μm CMOS	238
<i>Hiroshi Akima, Aleksander Dec, Timothy Merkin, Ken Suyama</i>	
A 43.5mW 77GHz Receiver Front-End in 65nm CMOS Suitable for FM-CW Automotive Radar	242
<i>Roc Berenguer, Gui Liu, Abe Akhiyat, Keya Kamtikar, Yang Xu</i>	
A 27mW 2.2dB NF GPS Receiver Using a Capacitive Cross-Coupled Structure in 65nm CMOS	246
<i>Hyunwon Moon, Seung-Chan Heo, Hwayeal Yu, Jinhuyuck Yu, Ji-Soo Chang, Seung-Il Choi, Sangyoub Lee, Woo-Seung Choo, Byeong-Ha Park</i>	
A Low Power High Reliability Dual-Path Noise-Cancelling LNA for WSN Applications	250
<i>Ming-Yeh Hsu, Chao-Shiun Wang, Chornng-Kuang Wang</i>	
W-Band Pulsed Radar Receiver in Low Cost CMOS	254
<i>Ning Zhang, Kenneth O</i>	

SESSION 10 – OVERSAMPLED DATA CONVERTERS

A 32-Channel Front-End for Wireless HID Using Inverse-STF Pre-Filtering Technique	258
<i>Sherif Galal, Jurgen Van Engelen, Jared Welz, Henrik Jensen, Khaled Abdelfattah, Felix Cheung, Sasi Kumar Arunachalam, Xicheng Jiang, Todd Brooks</i>	
82 dB SNDR 20-Channel Incremental ADC with Optimal Decimation Filter and Digital Correction	262
<i>Wenhuan Yu, Mehmet Aslan, Gabor Temes</i>	

A +5dBFS Third-Order Extended Dynamic Range Single-Loop $\Delta\Sigma$ Modulator	266
<i>Nima Maghari, Skyler Weaver, Un-Ku Moon</i>	
A 63 dB 16 mW 20 MHz BW Double-Sampled $\Delta\Sigma$ Analog-to-Digital Converter with an Embedded-Adder Quantizer	270
<i>Jeongseok Chae, Sanghyeon Lee, M. Aniya, S. Takeuchi, K. Hamashita, Pavan Kumar Hanumolu, Gabor Temes</i>	
A 69.8 dB SNDR 3rd-Order Continuous Time Delta-Sigma Modulator with an Ultimate Low Power Tuning System for a Worldwide Digital TV-Receiver	274
<i>Kazuo Matsukawa, Yosuke Mitani, Masao Takayama, Koji Obata, Yusuke Tokunaga, Shiro Sakiyama, Shiro Doshu</i>	
A Robust STF 6mW CT $\Delta\Sigma$ Modulator with 76dB Dynamic Range and 5MHz Bandwidth	278
<i>Mohammad Ranjbar, Omid Oliaei, Robert Jackson</i>	
A 5-MHz 11-bit Delay-Based Self-Oscillating $\Sigma\Delta$ Modulator in 0.025mm²	282
<i>Bart De Vuyst, Pieter Rombouts</i>	

SESSION 11 – POWER MANAGEMENT

Ramp Signal Generation in Voltage Mode CCM Random Switching Frequency Buck Converter for Conductive EMI Reduction	286
<i>Edward N. Y. Ho, Philip K. T. Mok</i>	
A 5-MHz 91% Peak-Power-Efficiency Buck Regulator With Auto-Selectable Peak and Valley-Current Control	290
<i>Mengmeng Du, Hoi Lee</i>	
Fully Integrated On-Chip DC-DC Converter with a 450x Output Range	294
<i>Sudhir Kudva, Ramesh Harjani</i>	
A 140mA 90nm CMOS Low Drop-out Regulator with -56dB Power Supply Rejection at 10MHz	298
<i>Ahmed Amer, Edgar Sánchez-Sinencio</i>	
0.5-V Input Digital LDO with 98.7% Current Efficiency and 2.7-μA Quiescent Current in 65nm CMOS	302
<i>Yasuyuki Okuma, Koichi Ishida, Yoshikatsu Ryu, Xin Zhang, Po-Hung Chen, Kazunori Watanabe, Makoto Takamiya, Takayasu Sakurai</i>	
Smart Universal Control IC for High Loaded Factor Resonant Converters	306
<i>Yujia Yang, Fabio E. Bisogno, Sadachai Nittayarumphong, Matthias Radecker, Marc Fahlenkamp, Wolf-Joachim Fischer</i>	

SESSION 12 – LOW PHASE NOISE VCOS AND ADPLL BUILDING BLOCKS

A 4-Port-Inductor-Based VCO Coupling Method for Phase Noise Reduction	310
<i>Zhiming Deng, Ali Niknejad</i>	
A 10 GHz Low Phase Noise VCO Employing Current Reuse and Capacitive Power Combining	314
<i>Diptendu Ghosh, Stewart Taylor, Yulin Tan, Ranjit Gharpurey</i>	
A 475 mV, 4.9 GHz Enhanced Swing Differential Colpitts VCO in 130 nm CMOS with an FoM of 196.2 dBc/Hz	318
<i>Farhad Farhabakhshian, Thomas Brown, Kartikeya Mayaram, Terri Fiez</i>	
1.5-GHz CMOS Voltage-Controlled Oscillator Based On Thickness-Field-Excited Piezoelectric AlN Contour-Mode MEMS Resonators	322
<i>Chengjie Zuo, Jan Van Der Spiegel, Gianluca Piazza</i>	
A 1.56GHz Wide-Tuning All Digital FBAR-Based PLL in 0.13μm CMOS	326
<i>Julie Hu, Richard Ruby, Brian Otis</i>	
Spurious Free Time-to-Digital Conversion in an ADPLL Using Short Dithering Sequences	330
<i>Khurram Waheed, Mahbuba Sheba, Robert Bogdan Staszewski, Fikret Dulger, Socrates Vamvakos</i>	
A 3-Dimensional Vernier Ring Time-to-Digital Converter in 0.13μm CMOS	334
<i>Jianjun Yu, Fa Foster Dai</i>	

LUNCHEON KEYNOTE

From Pistons and Gears to Electronics and Software: The Coming Transportation Technology Disruption	338
<i>Ian Wright</i>	

SESSION 14 – NOVEL SIMULATION AND MODELING TECHNIQUES

Loop Finder Analysis for Analog Circuits	339
<i>G. Peter Fang, Rod Burt, Ning Dong</i>	
Noise Analysis of Non-Linear Dynamic Integrated Circuits	343
<i>Amir Zjajo, Qin Tang, Michel Berkelaar, Nick Van Der Meijs</i>	
Setup Time, Hold Time and Clock-to-Q Delay Computation under Dynamic Supply Noise	347
<i>Takaaki Okumura, Masanori Hashimoto</i>	
Modelling and Measurement on Minimum-Width Transmission-Lines from 10-67 GHz in 65 nm CMOS	351
<i>Paul Van Zeijl, Henry Van Der Zanden, Bob Theunissen, Henk Termeer</i>	
A Novel Equivalent Circuit For On Chip Transmission Lines Modeling	355
<i>Dajie Zeng, Hongrui Wang, Dongxu Yang, Li Zhang, Yan Wang, Zhiping Yu, Yaohui Zhang</i>	

SESSION 15 – 3D DESIGN CONSIDERATIONS

Verifying Electrical/Thermal/Thermo-Mechanical Behavior of a 3D Stack – Challenges and Solutions	359
<i>Geert Van Der Plas, Steven Thijs, Dimitri Linten, Guruprasad Katti, Paresh Limaye, Abdelkarim Mercha, Michele Stucchi, Herman Oprins, Bart Vandevelde, Nikolas Minas, Miro Cupac, Morin Dehan, Marc Nelis, Rahul Agarwal, Wim Dehaene, Youssef Travaly, Eric Beyne, Paul Marchal</i>	
Simulation Methodology and Flow Integration for 3D IC Stress Management	363
<i>Mark Nakamoto, Riko Radojic, Wei Zhao, Vinay K. Dasarapu, Aditya P. Karmarkar, Xiaopeng Xu</i>	
Ultra-Low Power Circuit Techniques for a New Class of Sub-mm³ Sensor Nodes	367
<i>Yoonmyung Lee, Gregory Chen, Scott Hanson, Dennis Sylvester, David Blaauw</i>	

SESSION 16 – OPTICAL COMMUNICATION IC'S AND PLL'S

A 25 Gb/s × 4-Channel 74 mW/ch Transimpedance Amplifier in 65 nm CMOS	375
<i>Takashi Takemoto, Fumio Yuki, Hiroki Yamashita, Shinji Tsuji, Tatsuya Saito, Shinji Nishimura</i>	
Progress and Trends in Multi-Gbps Optical Receivers with CMOS Integrated Photodetectors	379
<i>Anthony Chan Carusone, Hemesh Yasotharan, Tony Kao</i>	
A 40-Gb/s Optical Transceiver Front-End in 45nm SOI CMOS Technology	387
<i>Joohwa Kim, James Buckwalter</i>	
A 25Gb/s Laser Diode Driver with Mutually Coupled Peaking Inductors for Optical Interconnects	391
<i>Norio Chujo, Tsuneo Kawamata, Kenichi Ohhata, Toshinobu Ohno</i>	
A 16Gbps Laser-Diode Driver with Interwoven Peaking Inductors in 0.18-μm CMOS	395
<i>Takeshi Kuboki, Yusuke Ohtomo, Akira Tsuchiya, Keiji Kishine, Hidetoshi Onodera</i>	
An Energy-Efficient Ring-Oscillator Digital PLL	399
<i>John Crossley, Eric Naviasky, Elad Alon</i>	
An Offset Phase-Locked Loop Spread Spectrum Clock Generator for SATA III	403
<i>Chin-Yu Lin, Chun-Yu Chiang, Tai-Cheng Lee</i>	

SESSION 17 – ON DIE TEST AND DEBUG ENABLER AT 65NM AND BEYOND

Dynamic Variation Monitor for Measuring the Impact of Voltage Droops on Microprocessor Clock Frequency	407
<i>Keith Bowman, Carlos Tokunaga, James Tschanz, Arijit Raychowdhury, Muhammad Khellah, Bibiche Geuskens, Shih-Lien Lu, Paolo Aseron, Tanay Karnik, Vivek De</i>	
Dynamic NBTI Management Using a 45nm Multi-Degradation Sensor	411
<i>Prashant Singh, Eric Karl, Dennis Sylvester, David Blaauw</i>	
EMI Camera LSI (EMcam) with 12 x 4 On-Chip Loop Antenna Matrix in 65-nm CMOS to Measure EMI Noise Distribution with 60-μm Spatial Precision	415
<i>Naoki Masunaga, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai</i>	

POSTER SESSION

A CMOS Programmable Gain Amplifier with a Novel DC-Offset Cancellation Technique	419
<i>Xiaojie Chu, Min Lin, Zheng Gong, Yin Shi, Fa Foster Dai</i>	

A Micropower Delta-Sigma Modulator Based on a Self-Biased Super Inverter for Neural Recording Systems	423
<i>Le Wang, Luke Theogarajan</i>	
A 1.16mW 69dB SNR (1.2MHz BW) Continuous Time $\Sigma\Delta$ ADC with Immunity to Clock Jitter	427
<i>Ganesh Balachandran, Venkatesh Srinivasan, Vijay Rentala, Srinath Ramaswamy</i>	
A 10 bit Piecewise Linear Cascade Interpolation DAC with Loop Gain Ratio Control	431
<i>Sungwoo Lee, Kiduk Kim, Kyusung Park, Changbyung Park, Byunghun Lee, Jinyong Jeon, Seungchul Jung, Jin Huh, Junhyeok Yang, Hyunsik Kim, Gyu-Hyeong Cho</i>	
A 9.15mW 0.22mm² 10b 204MS/s Pipelined SAR ADC in 65nm CMOS	435
<i>Young-Deuk Jeon, Young-Kyun Cho, Jae-Won Nam, Kwi-Dong Kim, Woo-Yol Lee, Kuk-Tae Hong, Jong-Kee Kwon</i>	
A 9μW 88dB DR Fully-Clocked Switched-Opamp $\Delta\Sigma$ Modulator with Novel Power and Area Efficient Resonator	439
<i>Jian Xu, Xiaobo Wu, Hanqing Wang, Bill Liu, Menglian Zhao</i>	
A Low-Supply PLL with Enhanced Cascode Compensation and a Low-Supply-Sensitivity CCO	443
<i>Xiong Liu, Alan Willson</i>	
Realization of 0.7-V Analog Circuits by Adaptive-Vt Operation of FinFET	447
<i>Shin-Ichi O'Uchi, Kazuhiko Endo, Yongxun Liu, Takashi Matsukawa, Yuki Ishikawa, Junichi Tsukada, Toshihiro Sekigawa, Hanpe Koike, T. Nakagawa, Kunihiro Sakamoto, Meishoku Masahara</i>	
A Low-Power Area-Efficient Switching Scheme for Charge-Sharing DACs in SAR ADCs	451
<i>Fred Chen, Anantha Chandrakasan, Vladimir Stojanovic</i>	
A 50-300-MHz Low Power and High Linear Active RF Tracking Filter for Digital TV Tuner ICs	455
<i>Yang Sun, Chang-Jin Jeong, In-Young Lee, Jeong-Seon Lee, Sang-Gug Lee</i>	
A 2.6Gb/s 1.56mm² Near-Optimal MIMO Detector in 0.18μm CMOS	459
<i>Tae-Hwan Kim, In-Cheol Park</i>	
Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory	463
<i>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammed M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, Sung Kyu Lim</i>	
A Customized Design of DRAM Controller for On-Chip 3D DRAM Stacking	467
<i>Tao Zhang, Kui Wang, Yi Feng, Xiaodi Song, Lian Duan, Yuan Xie, Xu Cheng, Youn-Long Lin</i>	
A Sub-Threshold FPGA with Low-Swing Dual-VDD Interconnect in 90nm CMOS	471
<i>Joseph Ryan, Benton Calhoun</i>	
A 34.7-mW Quad-Core MIQP Solver Processor for Robot Control	475
<i>Hiroki Noguchi, Junichi Tani, Yusuke Shimai, Masanori Nishino, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	
Data-Dependant Sense-Amplifier Flip-Flop for Low Power Applications	479
<i>Farshad Moradi, Charles Augustine, Ashish Goel, Georgeos Karakonstantis, Tuan Vu Cao, Dag Wisland, Hamid Mahmoodi, Kaushik Roy</i>	
A 2.5-8Gb/s Transceiver with 5-Tap DFE and Second Order CDR Against 28-inch Channel and 5000ppm SSC in 40nm CMOS Technology	483
<i>Wei-Chih Chen, Chien-Chun Tsai, Chih-Hsien Chang, Yung-Chow Peng, Fu-Lung Hsueh, Tsung-Hsin Yu, Jinn-Yeh Chien, Wen-Hung Huang, Chi-Chang Lu, Mu-Shan Lin, Chin-Ming Fu, Shu-Chun Yang, Chung-Wing Wong, Wan-Te Chen, Chin-Hua Wen, Li-Yueh Wang, Chiang Pu</i>	
A Crosstalk-and-ISI Equalizing Receiver in 2-Drop Single-Ended SSTL Memory Channel	487
<i>Jun-Hyun Bae, Young-Soo Sohn, Seung-Jun Bae, Kwang-Il Park, Joo-Sun Choi, Young-Hyun Jun, Jae-Yoon Sim, Hong-Jun Park</i>	
A 100MHz-to-1GHz Open-Loop ADDLL with Fast Lock-Time for Mobile Applications	491
<i>Mi-Jo Kim, Lee-Sup Kim</i>	
A 16 Gb/s Four-Wire CDMA-Based High Speed I/O Link with Transmitter Timing Adjustment	495
<i>Tzu-Chien Hsueh, Sudhakar Pamarti</i>	
Interpolated VCO Design for a Low Bandwidth, Low-Jitter, Self-Biased PLL in 45 nm CMOS	499
<i>David Duarte, Suching Hsu, Keng Wong, Mingwei Huang, Greg Taylor</i>	
Process Variation Tolerant All-Digital Multiphase DLL for DDR3 Interface	503
<i>Heechai Kang, Kyungho Ryu, Donghwan Lee, Won Lee, Suho Kim, Jongryun Choi, Seong-Ook Jung</i>	
Varactor-Based Signal Restoration for Near-Speed-of-Light Surfing Global Interconnect	507
<i>Suwen Yang, Robert Drost, Mark Greenstreet, Shahriar Mirabbasi, Frank O'Mahony</i>	

SESSION 19 – NYQUIST ADCS

An 8-bit 1.5GS/s Flash ADC Using Post-Manufacturing Statistical Selection	511
<i>Jonathan Proesel, Gokce Keskin, Jean-Olivier Plouchart, Lawrence Pileggi</i>	

Single-Channel, 1.25-GS/s, 6-bit, Loop-Unrolled Asynchronous SAR-ADC in 40nm-CMOS	515
<i>Tao Jiang, Wing Liu, Freeman Y. Zhong, Charlie Zhong, Patrick Y. Chiang</i>	
A 550μW 10b 40MS/s SAR ADC with Multistep Addition-Only Digital Error Correction	519
<i>Sang-Hyun Cho, Chang-Kyo Lee, Jong-Kee Kwon, Seung-Tak Ryu</i>	
A 10b 120MS/s 45nm CMOS ADC Using A Re-Configurable Three-Stage Switched Op-Amp	523
<i>Young-Ju Kim, Kyung-Hoon Lee, Seung-Hak Ji, Yi-Gi Kwon, Seung-Hoon Lee, Kyoung-Jun Moon, Michael Choi, Ho-Jin Park, Byeong-Ha Park</i>	
SHA-Less Pipelined ADC Converting 10th Nyquist Band with In-Situ Clock-Skew Calibration	527
<i>Pingli Huang, Szukang Hsien, Victor Lu, Peiyuan Wan, Seung-Chul Lee, Wenbo Liu, Bo-Wei Chen, Yung-Pin Lee, Wen-Tsao Chen, Tzu-Yi Yang, Gin-Kou Ma, Yun Chiu</i>	

SESSION 22 – MODELING OF LAYOUT-DEPENDANT EFFECTS AND RF DEVICES

Layout-Dependent Proximity Effects in Deep Nanoscale CMOS	531
<i>John Faricelli</i>	
Modeling of Integrated RF Passive Devices	539
<i>Sharad Kapur, David Long</i>	
On the Modeling of LDMOS RF Power Transistors	547
<i>John Wood, Peter Aaen</i>	

SESSION 21 – RF POWER AMPLIFIERS

Will CMOS Amplifiers Ever Kick-GaAs?	555
<i>Peter Zampardi</i>	
A Stacked 6.5-GHz 29.6-dBm Power Amplifier in Standard 65-nm CMOS	559
<i>Maryam Fathi, David K. Su, Bruce A. Wooley</i>	
A 2.4GHz Mixed-Signal Polar Power Amplifier with Low-Power Integrated Filtering in 65nm CMOS	563
<i>Debopriyo Chowdhury, Lu Ye, Elad Alon, Ali Niknejad</i>	
An Integrated 33.5dBm Linear 2.4GHz Power Amplifier in 65nm CMOS for WLAN Applications	567
<i>Ali Afsahi, Lawrence E. Larson</i>	
Millimeter-Wave 14dBm CMOS Power Amplifier with Input-Output Distributed Transformers	571
<i>Andrea Pallotta, Wissam Eyssa, Luca Larcher, Riccardo Brama</i>	
A 77 GHz Power Amplifier Using Transformer-Based Power Combiner in 90 nm CMOS	575
<i>Tao-Yao Chang, Chao-Shiun Wang, Chong-Kuang Wang</i>	

SESSION 23 – POWER OPTIMIZATION AND MULTI-PROCESSING FOR SOCS

A 0.077 to 0.168 nJ/bit/iteration Scalable 3GPP LTE Turbo Decoder with an Adaptive Sub-Block Parallel Scheme and an Embedded DVFS Engine	579
<i>Chih-Chi Cheng, Yi-Min Tsai, Liang-Gee Chen, Anantha Chandrakasan</i>	
A Semi-Passive UHF RFID Tag with On-Chip Temperature Sensor	583
<i>Wenyi Che, Dechao Meng, Xuegui Chang, Wei Chen, Lifang Wang, Yuqing Yang, Conghui Xu, Xi Tan, Na Yan, Hao Min</i>	
Intelligent NoC with Neuro-Fuzzy Bandwidth Regulation for a 51 IP Object Recognition Processor	587
<i>Seungjin Lee, Jinwook Oh, Minsu Kim, Junyoung Park, Joonsoo Kwon, Joo-Young Kim, Hoi-Jun Yoo</i>	
Reconfigurable Mobile Stream Processor for Ray Tracing	591
<i>Hong-Yun Kim, Young-Jun Kim, Lee-Sup Kim</i>	
A Dynamic Timing Control Technique Utilizing Time Borrowing and Clock Stretching	595
<i>Kwanyeob Chae, Saibal Mukhopadhyay, Chang-Ho Lee, Joy Laskar</i>	

SESSION 24 – MM-WAVE AND BEYOND

A 60-GHz 1.65mW 25.9% Locking Range Multi-Order LC Oscillator Based Injection Locked Frequency Divider in 65nm CMOS	599
<i>Keita Takatsu, Hirotsuka Tamura, Takuji Yamamoto, Yoshiyasu Doi, Koichi Kanda, Takayuki Shibasaki, Tadahiro Kuroda</i>	
A V-Band Divide-by-Three Differential Direct Injection-Locked Frequency Divider in 65-nm CMOS	603
<i>Hsieh-Hung Hsieh, Fu-Lung Hsueh, Chewn-Pu Jou, Fred Kuo, Sean Chen, Tzu-Jin Yeh, Kevin Kai-Wen Tan, Po-Yi Wu, Yu-Ling Lin, Ming-Hsien Tsai</i>	

V-Band Varactor-less Interpolative-Phase-Tuning Oscillators with Multiphase Outputs	607
<i>Sujiang Rong, Howard C. Luong</i>	
Digital Phase Tightening for Millimeter-Wave Imaging	611
<i>Khoa Nguyen, Anthony Accardi, Helen Kim, Gregory Wornell, Charles Sodini</i>	
A 77-GHz to 90-GHz Bidirectional Amplifier for Half-Duplex Front-Ends	615
<i>Jooхва Kim, Mehmet Parlak, James Buckwalter</i>	
280-GHz Schottky Diode Detector in 130-nm Digital CMOS	619
<i>Ruonan Han, Yaming Zhang, Dominique Coquillat, Julie Hoy, Hadley Videlier, Wojciech Knap, Elliott Brown, Kenneth O</i>	
Author Index	