

2010 15th CSI International Symposium on Computer Architecture and Digital Systems

(CADS 2010)

**Tehran, Iran
23-24 September 2010**



**IEEE Catalog Number: CFP1036J-PRT
ISBN: 978-1-4244-6267-4**

Table of Contents

15th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2010)

Message from the Chairs	IX
Organizing Committee	X
Program Committee	XI

Invited Talk 1: Sustainable Digital Infrastructure, <i>Massoud Pedram</i>	XIII
--	------

Invited Talk 2: Designing Many-Core Platforms for Silicon-Efficient Embedded Multimedia Computing, <i>Luca Benini</i>	XV
--	----

Invited Talk 3: Towards Energy-Scalable Data Centers, <i>Babak Falsafi</i>	XVII
---	------

Session 1: Arithmetic

Posibits, Negabits, and Their Mixed Use in Efficient Realization of Arithmetic Algorithms	3
<i>G. Jaberipur, and B. Parhami</i>	
Optimization and Evaluation of the Reconfigurable Grid Alu Processor	II
<i>B. Shehan, R. Jahr, S. Uhrig, and T. Ungerer</i>	
M-ary Parallel Modular Exponentiation: Software vs. Hardware	19
<i>S. Raposo, M. Santana, N. Nedjah, and L. de Macedo Mourelle</i>	

Session 2: SoCs and NoCs

Variation-Aware Task Scheduling and Power Mode Selection for MPSoC Power Optimization	27
<i>M. Momtazpour, M. Goudarzi, and E. Sanaei</i>	
Pipeline-Based Interlayer Bus Structure for 3D Networks-on-Chip	35
<i>M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, and H. Tenhunen</i>	
Dynamic Voltage Scaling for Fully Asynchronous NoCs Using FIFO Threshold Levels	43
<i>A. Rahimi, M. E. Salehi, S. Mohammadi, and S. M. Fakhraie</i>	

Proportionally Fair Buffer Allocation in Optical Chip Multiprocessors	49
<i>H. Mirsadeghi, M. S. Talebi, A. Khonsari, and M. Ould-Khaoua</i>	

Session 3: Wireless Network Architecture

High Throughput Low Power CCMP Architecture for Very High Speed Wireless LANs	59
<i>S. A. Hoseini, B. Khodabandehloo, M. J. Mamaghani, P. Teymoori, and N. Yazdani</i>	

Remaining-Energy Based Routing Protocol for Wireless Sensor Network	67
<i>M. Ghane, and A. Rajabzadeh</i>	

Session 4: Reliability

Dynamic Fault-Tolerant Wormhole Routing in 2-D Meshes	77
<i>A. Mortazavi, and F. Safaei</i>	

OTRU: A Non-Associative and High Speed Public Key Cryptosystem	83
<i>E. Malekian, and A. Zakerolhosseini</i>	

Using Input-to-Output Masking for System-Level Vulnerability Estimation in High-Performance Processors	91
<i>A. Haghdoost, H. Asadi, and A. Baniasadi</i>	

CCDA: Correcting Control-flow and Data Errors Automatically	99
<i>M. Maghsoudloo, N. Khoshavi, and H. R. Zarandi</i>	

Session 5: VLSI Design

Chip Master Planning: An Efficient Methodology to Improve Design Closure and Complexity Management of Ultra Large Chips	107
<i>A. Jahanian, and M. Saheb Zamani</i>	

On the Design of a New Low-Power CMOS Standard Ternary Logic Gate	115
<i>A. Doostaregan, M. H. Moaiyeri, K. Navi, and O. Hashemipour</i>	

Session 6: Router Architecture

A Quad Router Design for Next-Generation CMPs	123
<i>H. Aliee, and H. R. Zarandi</i>	

Universal on-Chip Communication Channel	129
<i>M. A. Rahimian, and S. Mohammadi</i>	

Congestion-Aware Network-on-Chip Router Architecture	137
<i>C. Wang, W-H. Hu, and N. Bagherzadeh</i>	

Poster Papers

A Modulo 2^{n+1} Multiplier with Double-LSB Encoding of Residues	147
<i>G. Jaberipur, and H. Alavi</i>	
Reducing of Soft Error Effects on a MIPS-based Dual-Core Processor	151
<i>M. Didehban, S. Khoshbakht, H. R. Zarandi, and S. Pourmozaafari</i>	
Analysis of the Soft Error Effects on CAN Network Controller	153
<i>S. Khoshbakht, and H. R. Zarandi</i>	
A New Compression Ratio Prediction Algorithm for Hardware Implementations of LZW Data Compression	155
<i>A. Yazdanpanah, and M. R. Hashemi</i>	
An Efficient Power-Area-Delay Modulo 2^n-1 Multiplier	157
<i>S. Timarchi, and M. Fazlali</i>	
Performance Evaluation of Unicast and Multicast Communication in Three-Dimensional Mesh Architectures	161
<i>M. Ebrahimi, M. Daneshlab, P. Liljeberg, and H. Tenhunen</i>	
Exploring a Low-Cost Inter-layer Communication Scheme for 3D Networks-on-Chip	163
<i>A. -M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen</i>	
Separating Conflict Misses to Reduce Miss-Rate of Caches through an Unified Replacement Policy	167
<i>H. Azimi, and A. Vafaei</i>	
Hardware-based Reliability Tree (HRT) for Fault Tree Analysis	171
<i>A. Rajabzadeh, and M. S. Jahangiry</i>	
Author Index	173