2010 15th CSI International Symposium on Computer Architecture and Digital Systems

(CADS 2010)

Tehran, Iran 23-24 September 2010



IEEE Catalog Number:

ISBN:

CFP1036J-PRT 978-1-4244-6267-4

Table of Contents

Message from the Chairs	lX
Organizing Committee	X
Program Committee	XI
Invited Talk 1: Sustainable Digital Infrastructure, Massoud Pedram	XIII
Invited Talk 2: Designing Many-Core Platforms for Silicon-Efficient Embedded Multimedia Computing, <i>Luca Benini</i>	XV
Invited Talk 3: Towards Energy-Scalable Data Centers, Babak Falsafi	XVII
Posibits, Negabits, and Their Mixed Use in Efficient Realization of Arithmetic Algorithms	3
G. Jaberipur, and B. Parhami	9
	тт
Optimization and Evaluation of the Reconfigurable Grid Alu Processor	
B. Shehan, R. Jahr, S. Uhrig, and T. Ungerer M-ary Parallel Modular Exponentiation: Software vs. Hardware	
B. Shehan, R. Jahr, S. Uhrig, and T. Ungerer M-ary Parallel Modular Exponentiation: Software vs. Hardware	19
M-ary Parallel Modular Exponentiation: Software vs. Hardware S. Raposo, M. Santana, N. Nedjah, and L. de Macedo Mourelle Session 2: SoCs and NoCs Variation-Aware Task Scheduling and Power Mode Selection for MPSoC Power Optimization	19

Proportionally Fair Buffer Allocation in Optical Chip Multiprocessors——————————————————————————————————	49
Session 3: Wireless Network Architectur	re
High Throughput Low Power CCMP Architecture for Very High Speed Wireless LANs	59
Remaining-Energy Based Routing Protocol for Wireless Sensor Network M. Ghane, and A.Rajabzadeh	67
Session 4: Reliability	
Dynamic Fault-Tolerant Wormhole Routing in 2-D Meshes ——————————————————————————————————	······77
OTRU: A Non-Associative and High Speed Public Key Cryptosystem	83
Using Input-to-Output Masking for System-Level Vulnerability Estimation in High-Performance Processors	91
CCDA: Correcting Control-flow and Data Errors Automatically M. Maghsoudloo, N. Khoshavi, and H. R. Zarandi	99
Session 5: VLSI Design	
Chip Master Planning: An Efficient Methodology to Improve Design Closure and Complexity Management of Ultra Large Chips	
A. Jahanian, and M. Saheb Zamani	10/
On the Design of a New Low-Power CMOS Standard Ternary Logic Gate	115
Session 6: Router Architecture	
A Quad Router Design for Next-Generation CMPs ————————————————————————————————————	123
Universal on-Chip Communication Channel	129
Congestion-Aware Network-on-Chip Router Architecture	137

Poster Papers

Author Index	173
Hardware-based Reliability Tree (HRT) for Fault Tree Analysis	171
Separating Conflict Misses to Reduce Miss-Rate of Caches through an Unified Replacement Policy	
Exploring a Low-Cost Inter-layer Communication Scheme for 3D Networks-on-Chip	163
Performance Evaluation of Unicast and Multicast Communication in Three-Dimensional Mesh Architectures	161
An Efficient Power-Area-Delay Modulo 2 ⁿ -I Multiplier	157
A New Compression Ratio Prediction Algorithm for Hardware Implementations of LZW Data Compression	155
Analysis of the Soft Error Effects on CAN Network Controller	153
Reducing of Soft Error Effects on a MIPS-based Dual-Core Processor	151
A Modulo 2 ⁿ +1 Multiplier with Double-LSB Encoding of Residues	147