

**2010 IEEE 19th Conference on  
Electrical Performance of  
Electronic Packaging and Systems  
(EPEPS 2010)**

**Austin, Texas, USA  
25 – 27 October 2010**



**IEEE Catalog Number: CFP10EPP-PRT  
ISBN: 978-1-4244-6865-2**

# TABLE OF CONTENTS

## LOW POWER LINK DESIGN

<b>MULTI-GBIT I/O AND INTERCONNECT CO-DESIGN FOR POWER EFFICIENT LINKS</b> .....	1
<i>J.E. Jaussi, M. Leddige, B. Horine, F. O'Mahony, B. Casper</i>	
<b>HIGH-SPEED AND LOW-POWER ON-CHIP GLOBAL LINK USING CONTINUOUS-TIME LINEAR EQUALIZER</b> .....	5
<i>Y. Zhang, J.F. Buckwalter, C. Cheng</i>	
<b>AN EMPIRICAL STUDY OF PERFORMANCE AND POWER SCALING OF LOW VOLTAGE DDR3</b> .....	9
<i>S.Y. Ji, B. Loop, P.D. James, V. Paranjape</i>	
<b>A ZERO POWER CONSUMPTION MULTI-CAPACITOR STRUCTURE FOR VOLTAGE SUMMING IN HIGH-SPEED FFE</b> .....	13
<i>B. Su, W.S. Pitts, P.D. Franzon, J. Wilson</i>	

## ADVANCED TOPICS IN SIGNAL INTEGRITY

<b>POWER EFFICIENCY MODELING AND OPTIMIZATION OF HIGH-SPEED EQUALIZED-ELECTRICAL I/O ARCHITECTURES</b> .....	17
<i>A. Palaniappan, S. Palermo</i>	
<b>CROSSTALK MITIGATION OF HIGH-SPEED INTERCONNECTS WITH DISCONTINUITIES USING MODAL SIGNALING</b> .....	21
<i>P. Milosevic, J.E. Schutt-Aine, W.T. Beyene</i>	
<b>SIGNAL INTEGRITY ANALYSIS OF BUS TURN-AROUND ON A DDR3 SDRAM MEMORY CHANNEL</b> .....	25
<i>J. Dowling</i>	
<b>MODELING AND SIMULATION OF HIGH SPEED I/O LINKS USING X PARAMETERS</b> .....	29
<i>J.E. Schutt-Aine, P. Milosevic, W.T. Beyene</i>	

## THROUGH SILICON VIA (TSV) MODELING

<b>MULTI-PHYSICS MODELING OF THROUGH-SILICON VIAS WITH EQUIVALENT-CIRCUIT APPROACH</b> .....	33
<i>E. Liu, E. Li, W. Ewe, H.M. Lee</i>	
<b>CHARACTERIZATION AND MODELING OF SOLDER BALLS AND THROUGH-STRATA-VIAS (TSVs) IN 3D ARCHITECTURE</b> .....	37
<i>Z. Xu, A. Beece, D. Zhang, Q. Chen, K. Rose, J. Lu</i>	
<b>I/O POWER ESTIMATION AND ANALYSIS OF HIGH-SPEED CHANNELS IN THROUGH-SILICON VIA (TSV)-BASED 3D IC</b> .....	41
<i>J. Kim, J. Cho, J.S. Pak, T. Song, J. Kim, H. Lee, J. Lee, K. Park</i>	
<b>RC PASSIVE EQUALIZER FOR THROUGH SILICON VIA</b> .....	45
<i>R. Sun, C. Wen, R. Wu</i>	

## ADVANCED TOPICS IN POWER INTEGRITY

<b>A STUDY OF REDUCED-TERMINAL MODELS FOR SYSTEM-LEVEL SSO NOISE ANALYSIS</b> .....	49
<i>M. Ha, J. Kim, D. Oh, M. Swaminathan</i>	
<b>A CORE FREQUENCY-LOSS ESTIMATION METHODOLOGY FOR A POWER-DELIVERY NETWORK WITH REDUCED DECOUPLING CAPACITANCE</b> .....	53
<i>K. Srinivasan, R. Quddus, R.K. Mortensen, H.N. Chen, M. Shamanna, P.P. Chin</i>	
<b>EXPLORING THE ROGUE WAVE PHENOMENON IN 3D POWER DISTRIBUTION NETWORKS</b> .....	57
<i>X. Hu, P. Du, C. Cheng</i>	

<b>DESIGN AND MODELLING OF A COST-EFFECTIVE EMBEDDED FILTER FOR LOW-IMPEDANCE POWER DISTRIBUTION NETWORK .....</b>	<b>61</b>
<i>X. Wei, E. Li</i>	

**EM MODELING FOR SIGNAL INTEGRITY**

<b>OPTIMIZED WAVEFORM RELAXATION SOLUTION OF ELECTROMAGNETIC AND CIRCUIT PROBLEMS.....</b>	<b>65</b>
<i>M.J. Gander, A.E. Ruehli</i>	
<b>A RIGOROUS METHOD FOR FUNDAMENTALLY ELIMINATING THE LOW-FREQUENCY BREAKDOWN IN FULL- WAVE FINITE-ELEMENT-BASED ANALYSIS: COMBINED DIELECTRIC-CONDUCTOR CASE .....</b>	<b>69</b>
<i>J. Zhu, D. Jiao</i>	
<b>HYBRIDISATION OF NON-LINEAR BEHAVIOURAL MODELS WITH THE TLM FULL-FIELD MODEL .....</b>	<b>73</b>
<i>G. Kergonou, C. Christopoulos, F.G. Canavero</i>	

**ADVANCED INTERCONNECT MODELING TECHNIQUES**

<b>A NOVEL CLUSTERING SCHEME FOR REDUCED-ORDER MACROMODELING OF MASSIVELY COUPLED INTERCONNECT STRUCTURES .....</b>	<b>77</b>
<i>B. Nouri, M.S. Nakhla, R. Achar</i>	
<b>CAUSALITY CHECKING AND ENHANCEMENT OF 3D ELECTROMAGNETIC SIMULATION DATA.....</b>	<b>81</b>
<i>B. Young, A.S. Bhandal</i>	
<b>A TWO-LEVEL WAVEFORM RELAXATION APPROACH FOR FAST TRANSIENT SIMULATION OF LONG HIGH-SPEED INTERCONNECTS.....</b>	<b>85</b>
<i>V. Loggia, S. Grivet-Talocia</i>	

**RF PACKAGING**

<b>A NEW BANDSTOP FILTER USING ARTIFICIAL DEFECTED GROUND STRUCTURES WITH COMPACT SIZE AND LOW RADIATION .....</b>	<b>89</b>
<i>Y. Hsu, C. Tsai, T. Wu</i>	
<b>LOW-COST ANTENNA-IN-PACKAGE SOLUTIONS FOR 60-GHZ PHASED-ARRAY SYSTEMS .....</b>	<b>93</b>
<i>D.G. Kam, D. Liu, A. Natarajan, S. Reynolds, B.A. Floyd</i>	
<b>SIZE AND TEMPERATURE EFFECTS ON THE RESISTANCE OF COPPER AND CARBON NANOTUBES NANO-INTERCONNECTS .....</b>	<b>97</b>
<i>A.G. Chiariello, G. Miano, A. Maffucci</i>	

**MODELING OF SCATTERING PARAMETER TABULAR DATA MODELS**

<b>A PARALLEL VECTOR FITTING IMPLEMENTATION FOR FAST MACROMODELING OF HIGHLY COMPLEX INTERCONNECTS .....</b>	<b>101</b>
<i>A. Chinea, S. Grivet-Talocia</i>	
<b>ACCURATE DELAY-BASED CONVOLUTION MACROMODEL USING DELAYED LEAST-SQUARES CONVOLUTION.....</b>	<b>105</b>
<i>S.N. Lalgudi, S. Asgari, M. Tsuk</i>	
<b>SYMBOLIC MACROMODELING OF PARAMETERIZED S-PARAMETER FREQUENCY RESPONSES .....</b>	<b>109</b>
<i>D.Deschrijver, T. Dhaene</i>	

**STATISTICAL LINK PERFORMANCE**

<b>HIGH-SPEED I/O JITTER MODELING METHODOLOGIES.....</b>	<b>113</b>
<i>J. Ren, D. Oh, S. Chang</i>	

<b>SYSTEM-LEVEL MODELING AND SIMULATION OF PERIODIC JITTER IN HIGH-SPEED LINKS.....</b>	117
<i>Y. Chang, D. Oh</i>	
<b>PROPOSAL FOR BER BASED SPECIFICATIONS FOR DDR4 .....</b>	121
<i>S. Chaudhuri, J.A. McCall, J.H. Salmon</i>	

**DESIGN APPLICATION OF EM MODELING**

<b>DESIGN OPTIMIZATION OF MICROSTRIP LINES WITH VIA FENCES THROUGH SURROGATE MODELING BASED ON POLYNOMIAL FUNCTIONAL INTERPOLANTS .....</b>	125
<i>J.E. Rayas-Sanchez, N. Vargas-Chavez</i>	
<b>WIDE-RANGE CLOSED-FORM EDDY-CURRENT LOSS FORMULA FOR METAL FILL .....</b>	129
<i>S.G. Gaskill, V.S. Shilimkar, A. Weisshaar</i>	
<b>ACCURATE STUDY OF THE ELECTROMAGNETIC AND CIRCUIT BEHAVIOR OF FINITE CONDUCTING WEDGES AND INTERCONNECTS WITH ARBITRARY CROSS-SECTIONS.....</b>	133
<i>T. Demeester, D.V. Giniste, D. De Zutter</i>	

**MEASUREMENT TECHNIQUES FOR HIGH-FREQUENCY DESIGNS**

<b>INVESTIGATING SUBSTRATE COUPLING NOISE IMPACT ON LOW-POWER MEMORY CONTROLLER PHY INTERFACE USING ON-CHIP MEASUREMENT STRUCTURE.....</b>	137
<i>H. Lan, M. Aleksic, R. Schmitt, N. Nguyen, C. Yuan</i>	
<b>TIME-DOMAIN CONVOLUTION METHOD FOR PAD SIGNAL FROM PIN SIGNAL MEASUREMENT .....</b>	141
<i>D.E. Wallace Jr.</i>	
<b>PHYSICALLY-CONSISTENT BROADBAND MATERIAL MODELS FOR TRANSMISSION LINES ON FR-4.....</b>	145
<i>L.F. Wells, K.L. Melde</i>	

**MODELING AND SIMULATION**

<b>PARAMETERS VARIABILITY EFFECTS ON MICROSTRIP INTERCONNECTS VIA HERMITE POLYNOMIAL CHAOS .....</b>	149
<i>P. Manfredi, I.S. Stievano, F.G. Canavero</i>	
<b>TIME-DOMAIN ADJOINT SENSITIVITY OF HIGH-SPEED INTERCONNECTS .....</b>	153
<i>A.S. Saini, M.S. Nakhla, R. Achar</i>	
<b>3-D FULL-PACKAGE SIGNAL INTEGRITY ANALYSIS USING DOMAIN DECOMPOSITION METHOD .....</b>	157
<i>Y. Shao, Z. Peng, J. Lee</i>	
<b>ITERATIVE LATENCY INSERTION METHOD FOR LARGE NETWORKS WITH LOW LATENCY.....</b>	161
<i>T. Sekine, H. Asai</i>	

**HIGH SPEED PACKAGE IMPLEMENTATION**

<b>A COMPACT, LOW-COST, AND WIDE-BAND PASSIVE EQUALIZER DESIGN USING MULTI-LAYER PCB PARASITICS .....</b>	165
<i>E. Song, Jiseong Kim, Joungho Kim, J. Cho</i>	
<b>BSM PIN ASSIGNMENT WITH DIFFERENTIAL PAIRING ON MULTIPLE LAYER DESIGNS.....</b>	169
<i>H. Xiang, T. Zhou, R. Puri, W.D. Becker</i>	

**POSTERS:**  
**THROUGH SILICON VIA (TSV)**

<b>PEAK-TO-PEAK SWITCHING NOISE AND LC RESONANCE ON A POWER DISTRIBUTION TSV PAIR.....</b>	173
<i>W. Ahmad, Q. Chen, L. Zheng, H. Tenhunen</i>	

<b>ANALYSIS OF POWER DISTRIBUTION NETWORK IN TSV-BASED 3D-IC</b> .....	177
<i>K. Kim, W. Lee, J. Kim, T. Song, J. Kim, J.S. Pak, J. Kim, H. Lee, Y. Kwon, K. Park</i>	

## **MACROMODELING OF INTERCONNECTS**

<b>A PASSIVITY ENFORCEMENT ALGORITHM FOR MULTICONDUCTOR TRANSMISSION LINE BASED ON THE METHOD OF CHARACTERISTICS</b> .....	181
<i>X. Yan, Y. Li, S. Gao, T. Ding, Y. Qu, J. Lu</i>	
<b>COMPOSABLE THERMAL MODELING AND CHARACTERIZATION FOR FAST TEMPERATURE ESTIMATION</b> .....	185
<i>H. Wang, D. Li, S.X.D. Tan, M. Tirumala, A.X. Gupta</i>	
<b>ANALYTICAL INTEGRATION-BASED CAUSALITY CHECKING OF TABULATED S-PARAMETERS</b> .....	189
<i>S. Asgari, S.N. Lalgudi, M. Tsuk</i>	
<b>PARAMETRIC MODEL ORDER REDUCTION FROM MEASUREMENTS</b> .....	193
<i>S. Lefteriu, A.C. Antoulas, A.C. Ionita</i>	
<b>ON THE CHOICE OF LAGUERRE PARAMETER IN NODAL ORDER REDUCTION VIA BILINEAR CONFORMAL TRANSFORMATION</b> .....	197
<i>T.V. Narayanan, M. Swaminathan</i>	

## **POWER INTEGRITY MODELING AND ANALYSIS**

<b>STUDY OF VOLTAGE REGULATOR NOISE CHARACTERIZATION, COUPLING SCHEME AND SIMULATION METHOD</b> .....	201
<i>W. Mao, J.He, E. Stanford, Y.L. Li</i>	
<b>NOISE VERIFICATION TECHNIQUES FOR THE MIXED-SIGNAL CHIP/PACKAGE/BOARD OF DIGITAL TV SYSTEMS</b> .....	205
<i>M.S. Tanaka, O. Takeuchi, H. Ogawa, M. Ono, H. Uchida, H. Sasaki</i>	
<b>NOISE DISTRIBUTION OF MULTI-CORE CPU PACKAGES</b> .....	209
<i>J. Choi, B. Beker, C. Hilbert</i>	
<b>EVALUATION OF POWER GATING STRUCTURES FOCUSING ON POWER SUPPLY NOISE WITH MEASUREMENT AND SIMULATION</b> .....	213
<i>Y. Takai, M. Hashimoto, T. Onoye</i>	
<b>DC IR DROP SOLVER FOR LARGE SCALE 3D POWER DELIVERY NETWORKS</b> .....	217
<i>J. Xie, M. Swaminathan</i>	
<b>POWER INTEGRITY CHARACTERIZATION AND CORRELATION OF 3D PACKAGE SYSTEMS USING ON-CHIP MEASUREMENTS</b> .....	221
<i>L. Yang, J. Kim, D. Oh, H. Lan, R. Schmitt</i>	

## **ELECTROMAGNETIC MODELING**

<b>MODELING OF MULTILAYERED MEDIA USING EFFECTIVE MEDIUM THEORY</b> .....	225
<i>F. Hu, J. Song, T. Kamgaing</i>	
<b>ELECTRICAL AND PHYSICAL PARAMETRIC STUDY OF HIGH-SPEED LINK PERFORMANCE</b> .....	229
<i>K.J. Han, M.B. Ritter, X. Gu</i>	
<b>TIME-DOMAIN FIELD RESPONSES OF THE THIN, HIGH-CONTRAST, FINELY LAYERED STRUCTURE IN IC PACKAGINGS</b> .....	233
<i>A.T. De Hoop, L. Jiang</i>	

## **INNOVATIVE PACKAGING**

<b>OPTIMAL SIGNALING TECHNIQUES FOR THROUGH SILICON VIAS IN 3-D INTEGRATED CIRCUIT PACKAGES</b> .....	237
<i>M. Grange, R. Weerasekera, D. Pamunuwa</i>	
<b>IMPROVING HIGH-SPEED SERDES PERFORMANCE USING PASSIVE MICROWAVE FILTERS ALONG PACKAGE TRACES</b> .....	241
<i>A.S. Bhandal, B. Young</i>	

<b>ELECTRICAL CHARACTERIZATION OF ANNULAR THROUGH SILICON VIAS FOR A RECONFIGURABLE WAFER-SIZED CIRCUIT BOARD</b> .....	245
<i>M.D. Diop, M. Radji, W. Andre, Y. Blaquiere, A.A. Hamoui, R. Izquierdo</i>	

## **SIGNAL INTEGRITY DESIGN AND ANALYSIS**

<b>IMPROVEMENTS OF TIME-DOMAIN TRANSMISSION WAVEFORM AND EYE DIAGRAM OF SERPENTINE DELAY LINE USING GUARD TRACE STUBS IN STRIPLINE STRUCTURE</b> .....	249
<i>G. Shiue, J. Shiu, P. Chiu, Z. Zhang, M. Yeh, W. Ku</i>	
<b>CONSTRUCTING 3D PACKAGE COMPONENT BROADBAND ELECTRICAL MODELS WITH CORRECT DC VALUES</b> .....	253
<i>J. Choi, Z. Chen, W.D. Becker, J. Morse, B. Rubin</i>	
<b>NEW WIDEBAND COMMON-MODE NOISE FILTER USING QUARTER-WAVELENGTH RESONATOR FOR HIGH-SPEED DIFFERENTIAL SIGNALS</b> .....	257
<i>G. Shiu, Che-Ming Hsu, Cheng-Fu Hsu, P. Chiu, S. Tsai</i>	
<b>AC OPERATION OF HIGH PERFORMANCE GLASS CERAMIC PACKAGE INTERCONNECT AND IMPACT ON MANUFACTURING</b> .....	261
<i>F.M. Baez, C. Spring, G. Lafontant</i>	
<b>QUICKPATH INTERCONNECT (QPI) DESIGN AND ANALYSIS IN HIGH SPEED SERVERS</b> .....	265
<i>B. Mutnury, F. Paglia, J. Mobley, G.K. Singh, R. Bellomio</i>	
<b>THROUGH SILICON VIA (TSV) SHIELDING STRUCTURES</b> .....	269
<i>J. Cho, Joohee Kim, T. Song, J.S. Pak, Jounggho Kim, H. Lee, J. Lee, K. Park</i>	
<b>CHIP-PACKAGE-BOARD CO-DESIGN FOR COMPLEX SYSTEMON- CHIP (SOC)</b> .....	273
<i>M. Patil, A. Brahme, M. Shust, K. Coates, S. Thatte, S. Soman, K. Kumar</i>	
<b>THERMAL-AWARE RELIABILITY ANALYSIS OF NANOMETER DESIGNS</b> .....	277
<i>S. Krishnamoorthy, V. Venkatraman, Y. Apanovich, T. Burd, A. Daga</i>	

## **DESIGN AND ANALYSIS OF HIGH SPEED LINKS**

<b>IMPROVE STORAGE IO PERFORMANCE BY USING 85OHM PACKAGE AND MOTHERBOARD ROUTING</b> .....	281
<i>C. Ye, X. Ye, T. Do-Nguyen</i>	
<b>USING IBIS-AMI MODELS TO STUDY CLOCK RECOVERY LOOP PERFORMANCE</b> .....	285
<i>B. Katz, M. Steinberger</i>	
<b>HIGH SPEED DDR INTERFACE TIMING CLOSURE</b> .....	289
<i>S. Soman, A. Brahme, M. Patil</i>	
<b>METHOD TO DETERMINE OPTIMUM EQUALIZATION FOR MAXIMUM EYE IN HIGH-SPEED COMPUTER SYSTEM</b> .....	293
<i>S. Chun, G. Peterson, R. Mandrekar, D. Dreps, M.A. Sorna, T. Beukema</i>	
<b>DRIVER DESIGN FOR DDR4 MEMORY SUBSYSTEMS</b> .....	297
<i>N. Pham, D. Dreps, R. Mandrekar, N. Na</i>	

**Author Index**