

# **Proceedings of 2010 21st IEEE International Symposium on Rapid System Prototyping**

**(RSP 2010)**

**Fairfax, Virginia, USA  
8 – 11 June 2010**



**IEEE Catalog Number: CFP10047-PRT  
ISBN: 978-1-4244-7073-0**

# TABLE OF CONTENTS

<b>Fine Grain Analysis of Simulators Accuracy for Calibrating Performance Models</b> .....	1
<i>M. Lattuada, F. Ferrandi</i>	
<b>An FPGA Based Semi-parallel Architecture for Higher Order Moving Target Indication (MTI) Processing</b> .....	8
<i>Z. Ali, A. Arshad, U. Razzaq</i>	
<b>Highly Efficient Forward Two-Dimensional DCT Module Architecture for H.264/SVC</b> .....	15
<i>R. Husemann, M. Majolo, V. Roesler, J.V. De Lima, A.A. Susin</i>	
<b>Performance-Cost Analyses Software for H.264 Forward/Inverse Integer Transform</b> .....	22
<i>T.T.T. Do, T.M. Le, B.P. Nguyen, Y. Ha</i>	
<b>Validating Quality Attribute Requirements via Execution-based Model Checking</b> .....	29
<i>D. Drusinsky, M. Shing</i>	
<b>Rapid Prototyping for Digital Signal Processing Systems using Parameterized Synchronous Dataflow Graphs</b> .....	36
<i>H. Wu, H. Kee, N. Sane, W. Plishker, S.S. Bhattacharyya</i>	
<b>Failure Mode and Effect Analysis Based on Electric and Electronic Architectures of Vehicles to Support the Safety Lifecycle ISO/DIS 26262</b> .....	43
<i>M. Hillenbrand, M. Heinz, N. Adler, J. Matheis, K.D. Muller-Glaser</i>	
<b>Rapid Specification of Hardware-in-the-Loop Test Systems in the Automotive Domain Based on the Electric / Electronic Architecture Description of Vehicles</b> .....	50
<i>M. Hillenbrand, M. Heinz, K.D. Muller-Glaser</i>	
<b>An Efficient Hierarchical Router for Large 3D NoCs</b> .....	56
<i>W. Lafi, D. Lattard, A. Jerraya</i>	
<b>Performance Evaluation for Passive-Type Optical Network-on-Chip</b> .....	61
<i>A. Allam, I. O'Connor, W. Heirman</i>	
<b>Reconfigurable Router for Dynamic Networks-on-Chip</b> .....	68
<i>P. Mahr, C. Bobda</i>	
<b>Scenario Path Identification for Distributed Systems: A Graph Based Approach</b> .....	74
<i>A. Kanjilal, S. Sengupta, S. Bhattacharya</i>	
<b>Automated Synthesis of Time-Triggered Architecture-based TrueTime Models for Platform Effects Simulation and Analysis</b> .....	82
<i>G. Hemingway, J. Porter, N. Kottenstette, H. Nine, C. Vanbuskirk, G. Karsai, J. Sztipanovits</i>	
<b>Umple: Towards Combining Model Driven with Prototype Driven System Development</b> .....	89
<i>A. Forward, O. Badreddin, T.C. Lethbridge</i>	
<b>Embedded System Environment: A Framework for TLM-based Design and Prototyping</b> .....	96
<i>S. Abdi, Y. Hwang, L. Yu, H. Cho, I. Viskic, D.D. Gajski</i>	
<b>Exploring SW Performance Using Preemptive RTOS Models</b> .....	103
<i>G. Schirner</i>	
<b>Host-Compiled Simulation of Multi-Core Platforms</b> .....	110
<i>A. Gerstlauer</i>	
<b>Combining Memory Optimization with Mapping of Multimedia Applications for Multi-Processors System-on-Chip</b> .....	116
<i>B. Girodias, L. Gheorghe, Y. Bouchebaba, G. Nicolescu, E.M. Aboulhamid, M. Langevin, P. Paulin</i>	
<b>MpAssign: A Framework for Solving the Many-Core Platform Mapping Problem</b> .....	125
<i>Y. Bouchebaba, P. Paulin, A.E. Ozcan, B. Lavigueur, M. Langevin, O. Benny, G. Nicolescu</i>	
<b>Counter Embedded Memory Architecture for Trusted Computing Platform</b> .....	132
<i>G.X. Yao, R.C.C. Cheung, K.F. Man</i>	
<b>Embedded Systems' Virtualization: The Next Challenge?</b> .....	139
<i>A. Aguiar, F. Hessel</i>	
<b>Rapid Prototyping and Compact Testing of CPU Emulators</b> .....	146
<i>W. Ma, A. Forin, J. Liu</i>	
<b>An Approach for Rapidly Adapting the Demands of ISO/DIS 26262 to Electric/Electronic Architecture Modeling</b> .....	153
<i>M. Hillenbrand, M. Heinz, K.D. Muller-Glaser, N. Adler, J. Matheis, C. Reichmann</i>	
<b>Author Index</b>	