

# **2010 IEEE/ACM International Conference on Computer-Aided Design**

## **(ICCAD 2010)**

**San Jose, California, USA  
7-11 November 2010**



IEEE Catalog Number: CFP10CAD-PRT  
ISBN: 978-1-4244-8193-4

# TABLE OF CONTENTS

---

## Session 1-A Fast and Accurate System Estimation, Evaluation, and Optimization

*Moderators:* *Hao Yu – Nanyang Technological Univ.*  
*Sung Kyu Lim – Georgia Institute of Technology*

1-A.1	<b>Fidelity Metrics for Estimation Models</b> .....	1
	<i>Haris Javaid, Aleksander Ignjatovic, Sri Parameswaran</i>	
1-A.2	<b>Fast Performance Evaluation of Fixed-Point Systems with Un-Smooth Operators</b> .....	9
	<i>Karthick Parashar, Daniel Menard, Romuald Rocher, Olivier Sentieys, David Novo, Francky Catthoor</i>	
1-A.3	<b>Variation-Aware Layout-Driven Scheduling for Performance Yield Optimization</b> .....	17
	<i>Gregory Lucas, Deming Chen</i>	

## Session 1-B Manufacturing-Aware Design

*Moderator:* *Azadeh Davoodi – Univ. of Wisconsin*

1-B.1	<b>Analysis and Optimization of SRAM Robustness for Double Patterning Lithography</b> .....	25
	<i>Vivek Joshi, Kanak Agarwal, David Blaauw, Dennis Sylvester</i>	
1-B.2	<b>WISDOM: Wire Spreading Enhanced Decomposition of Masks in Double Patterning Lithography</b> .....	32
	<i>Kun Yuan, David Pan</i>	
1-B.3	<b>Maximum-Information Storage System: Concept, Implementation and Application</b> .....	39
	<i>Xin Li</i>	
1-B.4	<b>Multi-Wafer Virtual Probe: Minimum-Cost Variation Characterization by Exploring Wafer-to-Wafer Correlation</b> .....	47
	<i>Wangyang Zhang, Xin Li, Emrah Acar, Frank Liu, Rob Rutenbar</i>	

## Session 1-C Analog and Mixed Signal Verification and Optimization

*Moderator:* *L. Miguel Silveira – Cadence Research Labs, INESC-ID/IST - TU Lisbon*

1-C.1	<b>On Behavioral Model Equivalence Checking for Large Analog/Mixed Signal Systems</b> .....	55
	<i>Amandeep Singh, Peng Li</i>	
1-C.2	<b>An Algorithm for Exploiting Modeling Error Statistics to Enable Robust Analog Optimization</b> .....	62
	<i>Ashish Kumar Singh, Mario Lok, Kareem Ragab, Constantine Caramanis, Michael Orshansky</i>	
1-C.3	<b>A Simple Implementation of Determinant Decision Diagram</b> .....	70
	<i>Guoyong Shi</i>	

**Tutorial 1 Designing for Uncertainty: Addressing Process Variations and Aging Issues in Digital Systems**

*Moderator: Diana Marculescu – Carnegie Mellon Univ.*

<b>1-T.1</b>	<b>Aging Analysis at Gate and Macro Cell Level</b> .....	77
	<i>Ulf Schlichtmann, Dominik Lorenz, Martin Barke</i>	
<b>1-T.2</b>	<b>Resilient Microprocessor Design for Improving Performance and Energy Efficiency</b> .....	85
	<i>Keith Bowman, James Tschanz</i>	
<b>1-T.3</b>	<b>Process Variation Aware Performance Modeling and Dynamic Power Management for Multicore Systems</b> .....	89
	<i>Siddharth Garg, Diana Marculescu, Sebastian Herbert</i>	

**Session 2-A Design-Aware Manufacturing**

*Minsik Cho – IBM Corp.*

<b>2-A.1</b>	<b>Design-Aware Mask Inspection</b> .....	93
	<i>Abde Ali Kagalwalla, Puneet Gupta, Chris Progler, Steve McDonald</i>	
<b>2-A.2</b>	<b>SMATO: Simultaneous Mask and Target Optimization for Improving Lithographic Process Window</b> .....	100
	<i>Shayak Banerjee, Kanak Agarwal, Michael Orshansky</i>	
<b>2-A.3</b>	<b>Template-Mask Design Methodology for Double Patterning Technology</b> .....	107
	<i>Chin-Hsiung Hsu, Yao-Wen Chang, Sani Nassif</i>	
<b>2-A.4</b>	<b>Fast and Lossless Graph Division Method for Layout Decomposition Using SPQR-Tree</b> .....	112
	<i>Wai-Shing Luk, Huiping Huang</i>	
<b>2-A.5</b>	<b>Design Dependent Process Monitoring for Back-End Manufacturing Cost Reduction</b> .....	116
	<i>Tuck-Boon Chan, Aashish Pant, Lerong Cheng, Puneet Gupta</i>	

**Session 2-B Advances in Embedded Systems and FPGA Synthesis**

*Swamy Muddu – Advanced Micro Devices, Inc.*

<b>2-B.1</b>	<b>SETS: Stochastic Execution Time Scheduling for Multicore Systems by Joint State Space and Monte Carlo</b> .....	123
	<i>Nabeel Iqbal, Jörg Henkel</i>	
<b>2-B.2</b>	<b>Combining Optimistic and Pessimistic DVS Scheduling: An Adaptive Scheme and Analysis</b> .....	131
	<i>Simon Perathoner, Jian-Jia Chen, Kai Lampka, Nikolay Stoimenov, Lothar Thiele</i>	
<b>2-B.3</b>	<b>Unified Theory of Real-Time Task Scheduling and Dynamic Voltage/Frequency Scaling on MPSoCs</b> .....	139
	<i>Hessam Kooti, Eli Bozorgzadeh</i>	
<b>2-B.4</b>	<b>In-Place Decomposition for Robustness in FPGA</b> .....	143
	<i>Ju-Yueh Lee, Zhe Feng, Lei He</i>	

**Session 2-C Enhancing Test for Delays and Opens under Power-Sensitive Conditions***Moderator: Suriyaprakash Natarajan – Intel Corp.*

<b>2-C.1</b>	<b>MVP: Capture-Power Reduction with Minimum-Violations Partitioning for Delay Testing .....</b>	149
	<i>Zhen Chen, Krishnendu Chakrabarty, Dong Xiang</i>	
<b>2-C.2</b>	<b>Testing Methods for Detecting Stuck-Open Power Switches in Coarse-Grain MTCMOS Designs .....</b>	155
	<i>Szu-Pang Mu, Willy Wang, Hao-Yu Yang, Mango Chao, Shi-Hao Chen, Chih-Mou Tseng, Tsung-Ying Tsai</i>	
<b>2-C.3</b>	<b>A Scalable Quantitative Measure of IR-Drop Effects for Scan Pattern Generation .....</b>	162
	<i>Meng-Fan Wu, Kun-Han Tsai, Wu-Tung Cheng, Hsin-Cheih Pan, Jiun-Lang Huang, Augusli Kifli</i>	
<b>2-C.4</b>	<b>Trace Selection for Improving Timing and Logic Visibility for Post-Silicon Validation .....</b>	168
	<i>Hamid Shojaei, Azadeh Davoodi</i>	

**Tutorial 2 Reliability Analysis and Optimization at System Level:****A Straddle between Complexity and Accuracy***Moderator: Jürgen Teich – Univ. of Erlangen-Nuremberg*

<b>2-T.1</b>	<b>System-Level Impact of Chip-Level Failure Mechanisms and Screens .....</b>	173
	<i>Anne Gattiker</i>	
<b>2-T.2</b>	<b>Cross-Layer Error Resilience for Robust Systems .....</b>	177
	<i>Larkhoon Leem, Hyungmin Cho, Hsiao-Heng Lee, Young Moon Kim, Yanjing Li, Subhasish Mitra</i>	
<b>2-T.3</b>	<b>Reliability, Thermal, and Power Modeling and Optimization .....</b>	181
	<i>Robert Dick</i>	
<b>2-T.4</b>	<b>Symbolic System Level Reliability Analysis .....</b>	185
	<i>Michael Glass, Martin Lukasiewycz, Felix Reimann, Christian Haubelt, Jürgen Teich</i>	

**Session 3-A Advanced Scheduling for Memory Systems***Moderators: Deming Chen – Univ. of Illinois at Urbana-Champaign  
Sung Kyu Lim – Georgia Institute of Technology*

<b>3-A.1</b>	<b>Hierarchical Memory Scheduling for Multimedia MPSoCs .....</b>	190
	<i>Ye-Jyun Lin, Chia-Lin Yang, Tay-Jyi Lin, Jiao-Wei Huang, Naehyuck Chang</i>	
<b>3-A.2</b>	<b>Credit Borrow and Repay: Sharing DRAM with Minimum Latency and Bandwidth Guarantees .....</b>	197
	<i>Zefu Dai, Mark Jarvin, Jianwen Zhu</i>	
<b>3-A.3</b>	<b>Scheduling of Synchronous Data Flow Specifications on Scratchpad Memory based Embedded Processors .....</b>	205
	<i>Weijia Che, Karam S. Chatha</i>	

**Session 3-B Making Critical Decision on Power in Physical Synthesis**

*Moderators:* *Lars Hagen – Cadence Design Systems, Inc.*  
*Gi-Joon Nam – IBM Corp.*

- 3-B.1** **The Fast Optimal Voltage Partitioning Algorithm for Peak Power Density Minimization** ..... 213  
*Jia Wang, Shiyan Hu*
- 3-B.2** **Post-Placement Power Optimization with Multi-Bit Flip-Flops** ..... 218  
*Yao-Tsung Chang, Chih-Cheng Hsu, Mark Po-Hung Lin, Yu-Wen Tsai, Sheng-Fong Chen*
- 3-B.3** **On Power and Fault-Tolerant Optimization in FPGA Physical Synthesis** ..... 224  
*Manu Jose, Yu Hu, Rupak Majumdar*

**Session 3-C Advances in Yield and Quality Analysis**

*Moderator:* *Haluk Konuk – Broadcom Corp.*

- 3-C.1** **Yield Enhancement for 3D-Stacked Memory by Redundancy Sharing Across Dies** ..... 230  
*Li Jiang, Rong Ye, Qiang Xu*
- 3-C.2** **Mathematical Yield Estimation for Two-Dimensional-Redundancy Memory Arrays** ..... 235  
*Mango Chao, Ching-Yu Chin, Chen-Wei Lin*
- 3-C.3** **Analog Test Metrics Estimates with PPM Accuracy** ..... 241  
*Haralampos-G. Stratigopoulos, Salvador Mir*

**Tutorial 3 Analog Challenges in Nanometer CMOS and Digitalization of Analog Functionality**

*Moderator:* *Stephan Henzler – Infineon Technologies AG*

- 3-T.1** **Design Automation Towards Reliable Analog Integrated Circuits** ..... 248  
*Georges Gielen, Elie Maricau, Pieter De Wit*
- 3-T.2** **Energy-Efficient 60GHz Wireless Transceiver Design** ..... n/a  
*Elad Alon*
- 3-T.3** **Digitalization of Mixed-Signal in Nanometer Technologies** ..... 252  
*Stephan Henzler*

**Session 4-A Design Optimization for Power-Efficient Synchronous and Asynchronous Systems**

*Moderator:* *Sung Kyu Lim – Georgia Institute of Technology*

- 4-A.1** **Efficient Trace-Driven Metaheuristics for Optimization of Networks-on-Chip Configurations** ..... 256  
*Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam*
- 4-A.2** **A Self-Evolving Design Methodology for Power Efficient Multi-Core Systems** ..... 264  
*Jin Sun, Rui Zheng, Jyothi Velamala, Yu Cao, Roman Lysecky, Karthik Shankar, Janet Roveda*
- 4-A.3** **An Energy and Power-Aware Approach to High-Level Synthesis of Asynchronous Systems** ..... 269  
*John Hansen, Montek Singh*
- 4-A.4** **Clustering-Based Simultaneous Task and Voltage Scheduling for NOC Systems** ..... 277  
*Yifang Liu, Yu Yang, Jiang Hu*

**Session 4-B Improving Simulation Performance****Moderators:** *Ting Mei – Sandia National Labs**L. Miguel Silveira – Cadence Research Labs, INESC-ID/IST - TU Lisbon*

- 4-B.1 Generalized Nonlinear Timing/Phase Macromodeling:  
Theory, Numerical Methods and Applications** ..... 284  
*Chenjie Gu, Jaijeet Roychowdhury*

- 4-B.2 Phase Equations for Quasi-Periodic Oscillators** ..... 292  
*Alper Demir, Chenjie Gu, Jaijeet Roychowdhury*

- 4-B.3 On-the-Fly Runtime Adaptation for Efficient Execution of Parallel  
Multi-Algorithm Circuit Simulation** ..... 298  
*Xiaoji Ye, Peng Li*

**Session 4-C Advances in Global Routing****Moderators:** *Mustafa Ozdal – Intel Corp.**Patrick Groeneveld – Magma Design Automation, Inc.*

- 4-C.1 An Auction based Pre-Processing Technique to Determine Detour in Global Routing** ..... 305  
*Yue Xu, Chris Chu*

- 4-C.2 Simultaneous Antenna Avoidance and via Optimization in  
Layer Assignment of Multi-Layer Global Routing** ..... 312  
*Tsung-Hsien Lee, Ting-Chi Wang*

- 4-C.3 GLADE: A Modern Global Router Considering Layer Directives** ..... 319  
*Yen-Jung Chang, Tsung-Hsien Lee, Ting-Chi Wang*

**Tutorial 4 System Level Design – An Industrial Perspective****Moderator:** *Guido Stehr – Infineon Technologies AG*

- 4-T.1 Transaction Level Modeling in Practice: Motivation and Introduction** ..... 324  
*Guido Stehr, Josef Eckmueller*

- 4-T.2 Standards for System Level Design** ..... 332  
*Laurent Maillet-Contoz*

- 4-T.3 Design Space Exploration and Performance Evaluation at Electronic  
System Level for NoC-Based MPSoC** ..... 336  
*Soeren Sonntag, Francisco Gilabert*

- 4-T.4 ESL Solutions for Low Power Design** ..... 340  
*Sylvian Kaiser, Ilija Materic, Rabih Saade*

- 4-T.5 HW/SW Co-Design of Parallel Systems** ..... 344  
*Enno Wein*

- 4-T.6 Application Specific Processor Design** ..... 349  
*Achim Nohl, Frank Schirrmeister, Drew Taussig*

**Session 5-A System-Level Static and Dynamic Low Power Design**

*Moderators:* *Sri Parameswaran – Univ. of New South Wales*  
*Karam Chatha – Arizona State Univ.*

<b>5-A.1</b>	<b>Selective Instruction Set Muting for Energy-Aware Adaptive Processors</b> .....	353
	<i>Muhammad Shafique, Lars Bauer, Jörg Henkel</i>	
<b>5-A.2</b>	<b>Optimal Algorithm for Profile-Based Power Gating: A Compiler Technique for Reducing Leakage on Execution Units in Microprocessors</b> .....	361
	<i>Danbee Park, Jungseob Lee, Nam Sung Kim, Taewhan Kim</i>	
<b>5-A.3</b>	<b>Memory Access Aware On-Line Voltage Control for Performance and Energy Optimization</b> .....	365
	<i>Xi Chen, Chi Xu, Robert Dick</i>	

**Session 5-B Leveraging Logics, Wire and 3D for Physical Synthesis**

*Moderators:* *Shiyan Hu – Michigan Technological Univ.*  
*Gi-Joon Nam – IBM Corp.*

<b>5-B.1</b>	<b>SPIRE: A Retiming-Based Physical-Synthesis Transformation System</b> .....	373
	<i>David Papa, Smita Krishnaswamy, Igor Markov</i>	
<b>5-B.2</b>	<b>Redundant-Wires-Aware ECO Timing and Mask-Cost Optimization</b> .....	381
	<i>Shao-Yun Fang, Tzuo-Fan Chien, Yao-Wen Chang</i>	
<b>5-B.3</b>	<b>Through Silicon via Management during 3D Physical Design: When to Add and How Many?</b> .....	387
	<i>Mohit Pathak, Young-Joon Lee, Thomas Moon, Sung Kyu Lim</i>	

**Tutorial 5 Beyond-Die Designs: Solutions and Challenges**

*Moderator:* *Yao-Wen Chang – National Taiwan Univ.*

<b>5-T.1</b>	<b>Beyond Die Design: Board Driven I/O Planning and Optimization</b> .....	395
	<i>John Park</i>	
<b>5-T.2</b>	<b>Recent Research Development in PCB Layout</b> .....	398
	<i>Tan Yan, Martin D.F. Wong</i>	
<b>5-T.3</b>	<b>Recent Research Development in Flip-Chip Routing</b> .....	404
	<i>Hsu-Chieh Lee, Yao-Wen Chang, Po-Wei Lee</i>	
<b>5-T.4</b>	<b>Modeling and Design for Beyond-the-Die Power Integrity</b> .....	411
	<i>Yiyu Shi, Lei He</i>	

**Session 6-A Advances in Biological and Post-CMOS Systems**

*Moderators:* *Radu Zlatanovici – Cadence Design Systems, Inc.*  
*Nishant Patil – Stanford Univ.*

<b>6-A.1</b>	<b>A Synthesis Flow for Digital Signal Processing with Biomolecular Reactions</b> .....	417
	<i>Hua Jiang, Aleksandra Kharam, Marc Riedel, Keshab Parhi</i>	
<b>6-A.2</b>	<b>A Network-Flow based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD Chips</b> .....	425
	<i>Tsung-Wei Huang, Shih-Yuan Yeh, Tsung-Yi Ho</i>	

<b>6-A.3</b>	<b>Variation Tolerant Sensing Scheme of Spin-Transfer Torque Memory for Yield Improvement .....</b>	432
	<i>Zhenyu Sun, Hai Li, Yiran Chen, Xiaobin Wang</i>	
<b>Session 6-B</b>	<b>Pushing Clock Distribution Performance</b>	
<i>Moderators:</i>	<i>Chris Chu – Iowa State Univ.</i>	
	<i>Dwight Hill – Synopsys, Inc.</i>	
<b>6-B.1</b>	<b>Novel Binary Linear Programming for High Performance Clock Mesh Synthesis .....</b>	438
	<i>Minsik Cho, David Z. Pan, Ruchir Puri</i>	
<b>6-B.2</b>	<b>Low-Power Clock Trees for CPUs .....</b>	444
	<i>Dong-Jin Lee, Myung-Chul Kim, Igor Markov</i>	
<b>6-B.3</b>	<b>High Variation-Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees .....</b>	452
	<i>Xin-Wei Shih, Hsu-Chieh Lee, Kuan-Hsien Ho, Yao-Wen Chang</i>	
<b>6-B.4</b>	<b>Local Clock Skew Minimization Using Blockage-Aware Mixed Tree-Mesh Clock Network .....</b>	458
	<i>Linfu Xiao, Zigang Xiao, Zaichen Qian, Yan Jiang, Tao Huang, Haitong Tian, Evangeline F.Y. Young</i>	
<b>Session 6-C</b>	<b>3D-ICs and Detection of Faults and Hardware Trojans</b>	
<i>Moderators:</i>	<i>Jinfeng Liu – Synopsys, Inc.</i>	
	<i>Zhenyu Qi – Broadcom Corp.</i>	
<b>6-C.1</b>	<b>3D-ICE: Fast Compact Transient Thermal Modeling for 3D ICs with Inter-Tier Liquid Cooling .....</b>	463
	<i>Arvind Sridhar, Alessandro Vincenzi, Martino Ruggiero, Thomas Brunschwiler, David Atienza</i>	
<b>6-C.2</b>	<b>Cost-Effective Integration of Three-Dimensional (3D) ICs Emphasizing Testing Cost Analysis .....</b>	471
	<i>Yibo Chen, Dimin Niu, Yuan Xie, Krishnendu Chakrabarty</i>	
<b>6-C.3</b>	<b>Evaluation of Using Inductive/Capacitive-Coupling Vertical Interconnects in 3D Network-on-Chip .....</b>	477
	<i>Jin Ouyang, Jing Xie, Matthew Poremba, Yuan Xie</i>	
<b>6-C.4</b>	<b>Scalable Segmentation-Based Malicious Circuitry Detection and Diagnosis .....</b>	483
	<i>Sheng Wei, Miodrag Potkonjak</i>	
<b>6-C.5</b>	<b>Application-Aware Diagnosis of Runtime Hardware Faults .....</b>	487
	<i>Andrea Pellegrini, Valeria Bertacco</i>	
<b>Tutorial 6</b>	<b>Organic Electronics</b>	
<i>Moderator:</i>	<i>Hagen Klauk – Max Planck Institute for Solid State Research</i>	
<b>6-T.1</b>	<b>Materials and Manufacturing of Organic Transistors .....</b>	493
	<i>Hagen Klauk, Ute Zschieschang</i>	
<b>6-T.2</b>	<b>Design and Manufacturing of Organic RFID Circuits .....</b>	496
	<i>Jan Genoe, Kris Myny, Soeren Steudel, Paul Heremans</i>	
<b>6-T.3</b>	<b>Design of Large Area Electronics with Organic Transistors .....</b>	500
	<i>Makoto Takamiya, Koichi Ishida, Tsuyoshi Sekitani, Takao Someya, Takayasu Sakurai</i>	

<b>6-T.4</b>	<b>Design of Analog Circuits Using Organic Field-Effect Transistors .....</b>	504
	<i>Boris Murmann, Wei Xiong</i>	
<b>Session 7-A</b>	<b>Advances in Timing Analysis</b>	
<i>Moderators:</i>	<i>Yaping Zhan – Advanced Micro Devices, Inc.</i>	
	<i>Igor Keller – Cadence Design Systems, Inc.</i>	
<b>7-A.1</b>	<b>Active Learning Framework for Post-Silicon Variation Extraction and Test Cost Reduction .....</b>	508
	<i>Cheng Zhuo, Kanak Agarwal, David Blaauw, Dennis Sylvester</i>	
<b>7-A.2</b>	<b>Analysis of Circuit Dynamic Behavior with Timed Ternary Decision Diagram .....</b>	516
	<i>Lu Wan, Deming Chen</i>	
<b>7-A.3</b>	<b>Fast Statistical Timing Analysis of Latch-Controlled Circuits for Arbitrary Clock Periods .....</b>	524
	<i>Bing Li, Ning Chen, Ulf Schlichtmann</i>	
<b>7-A.4</b>	<b>On Timing-Independent False Path Identification .....</b>	532
	<i>Feng Yuan, Qiang Xu</i>	
<b>Session 7-B</b>	<b>Parallel Methods for Power Grid and Interconnect Analysis</b>	
<i>Moderators:</i>	<i>Eric Keiter – Sandia National Labs</i>	
	<i>Heidi Thornquist – Sandia National Labs</i>	
<b>7-B.1</b>	<b>3POr – Parallel Projection based Parameterized Order Reduction for Multi-Dimensional Linear Models .....</b>	536
	<i>Jorge Fernandez Villena, L. Miguel Silveira</i>	
<b>7-B.2</b>	<b>A Hierarchical Matrix Inversion Algorithm for Vectorless Power Grid Verification .....</b>	543
	<i>Xuanxing Xiong, Jia Wang</i>	
<b>7-B.3</b>	<b>Fast Thermal Analysis on GPU for 3D-ICs with Integrated Microchannel Cooling .....</b>	551
	<i>Zhuo Feng, Peng Li</i>	
<b>Session 7-C</b>	<b>Physical Design for Manufacturability and Variability</b>	
<i>Moderators:</i>	<i>Yongseok Cheon – Synopsys, Inc.</i>	
	<i>Yufeng Luo – Mentor Graphics Corp.</i>	
<b>7-C.1</b>	<b>Native-Conflict-Aware Wire Perturbation for Double Patterning Technology .....</b>	556
	<i>Szu-Yu Chen, Yao-Wen Chang</i>	
<b>7-C.2</b>	<b>A Lower Bound Computation Method for Evaluation of Statistical Design Techniques .....</b>	562
	<i>Vineeth Veetil, Dennis Sylvester, David Blaauw</i>	
<b>7-C.3</b>	<b>Timing Yield Optimization via Discrete Gate-Sizing using Globally-Informed Delay PDFs .....</b>	570
	<i>Shantanu Dutt, Huan Ren</i>	
<b>Tutorial 7</b>	<b>Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore</b>	
<i>Moderator:</i>	<i>Krishnendu Chakrabarty – Duke Univ.</i>	
<b>7-T.1</b>	<b>Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore .....</b>	578
	<i>Tsung-Yi Ho, Jun Zeng, Krishnendu Chakrabarty</i>	

**Session 8-A Advances in Core Logic Synthesis****Moderators:** *Thomas Shiple – Synopsys, Inc.**Philip Brisk – Univ. of California, Riverside*

<b>8-A.1</b>	<b>Bi-Decomposition of Large Boolean Functions using Blocking Edge Graphs .....</b>	586
	<i>Mihir Choudhury, Kartik Mohanram</i>	
<b>8-A.2</b>	<b>Peak Current Reduction by Simultaneous State Replication and Re-Encoding .....</b>	592
	<i>Junjun Gu, Lin Yuan, Gang Qu, Qiang Zhou</i>	
<b>8-A.3</b>	<b>Boolean Matching of Function Vectors with Strengthened Learning .....</b>	596
	<i>Chih-Fan Lai, Jie-Hong Roland Jiang, Kuo-Hua Wang</i>	
<b>8-A.4</b>	<b>Reduction of Interpolants for Logic Synthesis .....</b>	602
	<i>John Backes, Marc Riedel</i>	

**Session 8-B Routing – Theory and Practice****Moderators:** *Cheng-Kok Koh – Purdue Univ.**Ting-Chi Wang – National Tsing-Hua Univ.*

<b>8-B.1</b>	<b>Obstacle-Avoiding Rectilinear Steiner Minimum Tree Construction: An Optimal Approach .....</b>	610
	<i>Tao Huang, Evangeline F.Y. Young</i>	
<b>8-B.2</b>	<b>On the Escape Routing of Differential Pairs .....</b>	614
	<i>Tan Yan, Pei-Ci Wu, Qiang Ma, Martin D. F. Wong</i>	
<b>8-B.3</b>	<b>New Placement Prediction and Mitigation Techniques for Local Routing Congestion .....</b>	621
	<i>Taraneh Taghavi, Charles Alpert, Andrew Huber, Zhuo Li, Gi-Joon Nam, Shyam Ramji, Lakshmi Reddy, Jarrod Roy, Gustavo Tellez, Paul Villarrubia, Natarajan Viswanathan</i>	

**Session 8-C Power Optimization from Systems to Circuits****Moderators:** *Jiong Luo – Synopsys, Inc.**Muhammad Shafique – Karlsruhe Institute of Technology*

<b>8-C.1</b>	<b>Misleading Energy and Performance Claims in Sub/Near Threshold Digital Systems .....</b>	625
	<i>Yu Pu, Xin Zhang, Jim Huang, Atsushi Muramatsu, Masahiro Nomura, Koji Hirairi, Hidehiro Takata, Taro Sakurabayashi, Shinji Miyano, Makoto Takamiya, Takayasu Sakurai</i>	
<b>8-C.2</b>	<b>Stretching the Limit of Microarchitectural Level Leakage Control with Adaptive Light-Weight Vth Hopping .....</b>	632
	<i>Hao Xu, Wen-Ben Jone, Ranga Vemuri</i>	
<b>8-C.3</b>	<b>Current Shaping and Multi-Thread Activation for Fast and Reliable Power Mode Transition in Multicore Designs .....</b>	637
	<i>Hao Xu, Ranga Vemuri, Wen-Ben Jone</i>	

**Tutorial 8 Manufacturing, CAD and Thermal-Aware Architectures for 3-D MPSoCs****Moderator:** *David Atienza – Ecole Polytechnique Fédérale de Lausanne*

<b>8-T.1</b>	<b>Fuzzy Control for Enforcing Energy Efficiency in High Performance 3-D Systems .....</b>	642
	<i>Mohamed Sabry, Ayse Coskun, David Atienza</i>	

**Session 9-A Algorithms for Placement: Full House**

**Moderators:** *Yegna Parasuram – Mentor Graphics Corp.*  
*Bill Halpin – Synopsys, Inc.*

<b>9-A.1</b>	<b>SimPL: An Effective Placement Algorithm .....</b>	649
	<i>Myung-Chul Kim, Dong-Jin Lee, Igor Markov</i>	
<b>9-A.2</b>	<b>Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs .....</b>	657
	<i>Meng-Kai Hsu, Yao-Wen Chang</i>	
<b>9-A.3</b>	<b>Design-Hierarchy Aware Mixed-Size Placement for Routability Optimization .....</b>	663
	<i>Yi-Lin Chuang, Gi-Joon Nam, Charles Alpert, Yao-Wen Chang, Jarrod Roy, Natarajan Viswanathan</i>	
<b>9-A.4</b>	<b>Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study .....</b>	669
	<i>Krit Athikulwongse, Ashutosh Chakraborty, Jae-Seok Yang, David Pan, Sung Kyu Lim</i>	
<b>9-A.5</b>	<b>Practical Placement and Routing Techniques for Analog Circuit Designs .....</b>	675
	<i>Linfu Xiao, Evangeline F.Y. Young, Xiaoyong He, K.P. Pun</i>	

**Session 9-B Analysis and Algorithms for Design and Test in 3D and Many-Core Systems**

**Moderators:** *Arijit Raychowdhury – Intel Corp.*  
*Saibal Mukhopadhyay – Georgia Institute of Technology*

<b>9-B.1</b>	<b>Characterizing the Lifetime Reliability of Manycore Processors with Core-Level Redundancy .....</b>	680
	<i>Lin Huang, Qiang Xu</i>	
<b>9-B.2</b>	<b>Electrical Characterization of RF TSV for 3D Multi-Core and Heterogeneous ICs .....</b>	686
	<i>Le Yu, Haigang Yang, Tom T. Jing, Min Xu, Robert Geer, Wei Wang</i>	
<b>9-B.3</b>	<b>Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D System .....</b>	694
	<i>Minki Cho, Chang Liu, Dae Hyun Kim, Sung Kyu Lim, Saibal Mukhopadhyay</i>	
<b>9-B.4</b>	<b>Fast Poisson Solvers for Thermal Analysis .....</b>	698
	<i>Haifeng Qian, Sachin Sapatnekar</i>	

**Session 9-C Advanced Analysis of Circuit/Device Reliability**

**Moderators:** *Eric Keiter – Sandia National Labs*  
*Bruce McGaughy – ProPlus Design Solutions, Inc.*

<b>9-C.1</b>	<b>Sequential Importance Sampling for Low-Probability and High-Dimensional SRAM Yield Analysis .....</b>	703
	<i>Kentaro Katayama, Shiho Hagiwara, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato</i>	
<b>9-C.2</b>	<b>Simulation of Random Telegraph Noise with 2-Stage Equivalent Circuit .....</b>	709
	<i>Yun Ye, Chi-Chao Wang, Yu Cao</i>	
<b>9-C.3</b>	<b>Work-Function Variation Induced Fluctuation in Bias-Temperature-Instability Characteristics of Emerging Metal-Gate Devices and Implications for Digital Design .....</b>	714
	<i>Seid Hadi Rasouli, Kazuhiko Endo, Kaustav Banerjee</i>	

<b>9-C.4</b>	<b>Structured Analog Circuit Design and MOS Transistor Decomposition for High Accuracy Applications .....</b>	721
	<i>Bo Yang, Qing Dong, Jing Lin, Shigetoshi Nakatake</i>	
<b>Session 10-A Advanced Applications of Logic Synthesis</b>		
<i>Moderators: Vigyan Singhal – Oski Technology, Inc.</i>		
<i>Naehyuck Chang – Seoul National Univ.</i>		
<b>10-A.1</b>	<b>A Robust Functional ECO Engine by SAT Proof Minimization and Interpolation Techniques .....</b>	729
	<i>Bo-Han Wu, Chun-Ju Yang, Chung-Yang (Ric) Huang, Jie-Hong Roland Jiang</i>	
<b>10-A.2</b>	<b>Efficient Arithmetic Sum-of-Product (SOP) based Multiple Constant Multiplication (MCM) for FFT .....</b>	735
	<i>Vinay Karkala, Joseph Wanstrath, Travis Lacour, Sunil Khatri</i>	
<b>10-A.3</b>	<b>Analysis of Precision for Scaling the Intermediate Variables in Fixed-Point Arithmetic Circuits .....</b>	739
	<i>Omid Sarbishei, Katarzyna Radecka</i>	
<b>10-A.4</b>	<b>Synthesis of an Efficient Controlling Structure for the Post-Silicon Clock Skew Minimization .....</b>	746
	<i>Mac Y.C. Kao, Hsuan-Ming Chou, Kun-Ting Tsai, Shih-Chieh Chang</i>	
<b>10-A.5</b>	<b>Engineering a Scalable Boolean Matching based on EDA SaaS 2.0 .....</b>	750
	<i>Chun Zhang, Yu Hu, Lingli Wang, Lei He, Jiarong Tong</i>	
<b>10-A.6</b>	<b>Polynomial Datapath Optimization using Constraint Solving and Formal Modelling .....</b>	756
	<i>Finn Haedicke, Bijan Alizadeh, Goerschwin Fey, Masahiro Fujita, Rolf Drechsler</i>	
<b>Session 10-B Advances in Verification</b>		
<i>Moderators: Anubhav Gupta – Synopsys, Inc.</i>		
<i>Sanjit Seshia – Univ. of California, Berkeley</i>		
<b>10-B.1</b>	<b>Online Selection of Effective Functional Test Programs based on Novelty Detection .....</b>	762
	<i>Po-Hsien Chang, Dragoljub Gagi Dramanac, Li.-C Wang</i>	
<b>10-B.2</b>	<b>Flexible Interpolation with Local Proof Transformations .....</b>	770
	<i>Roberto Bruttomesso, Simone Fulvio Rollini, Natasha Sharygina, Aliaksei Tsitovich</i>	
<b>10-B.3</b>	<b>Symbolic Performance Analysis of Elastic Systems .....</b>	778
	<i>Marc Galceran-Oms, Jordi Cortadella, Michael Kishinevsky</i>	
<b>10-B.4</b>	<b>Efficient State Space Exploration: Interleaving Stateless and State-Based Model Checking .....</b>	786
	<i>Malay Ganai, Chao Wang, Weihong Li</i>	
<b>10-B.5</b>	<b>Formal Deadlock Checking on High-Level SystemC Designs .....</b>	794
	<i>Chun-Nan Chou, Chang-Hong Hsu, Yueh-Tung Chao, Chung-Yang (Ric) Huang</i>	

**Session 10-C Recent Advances in Power Grid and Interconnect Analysis**

**Moderators:** *Marek Patyra – Intel Corp.*  
*Nagib Hakim – Intel Corp.*

<b>10-C.1</b>	<b>PEDS: Passivity Enforcement for Descriptor Systems via Hamiltonian-Symplectic Matrix Pencil Perturbation .....</b>	800
	<i>Yuanzhe Wang, Zheng Zhang, Cheng-Kok Koh, Grantham K.H. Pang, Ngai Wong</i>	
<b>10-C.2</b>	<b>Power Grid Correction Using Sensitivity Analysis .....</b>	808
	<i>Meric Aydonat, Farid N. Najm</i>	
<b>10-C.3</b>	<b>Early P/G Grid Voltage Integrity Verification .....</b>	816
	<i>Mehmet Avci, Farid N. Najm</i>	
<b>10-C.4</b>	<b>Characterization of the Worst-Case Current Waveform Excitations in General RLC-Model Power Grid Analysis .....</b>	824
	<i>Nestor Evmorfopoulos, Maria-Aikaterini Rammou, George Stamoulis, John Moondanos</i>	