

2010 NORCHIP

**Tampere, Finland
15 – 16 November 2010**



**IEEE Catalog Number: CFP10828-PRT
ISBN: 978-1-4244-8972-5**

Monday 15 November 2010

09:00	Opening and welcome <i>Jari Nurmi</i> , Tampere University of Technology (FI)
09:15	Invited talk: Testing and Design-for-Testability Techniques for 3D Integrated Circuits <i>Krishnendu Chakrabarty</i> , Duke University (US)
10:00	Ultra Low Energy vs Throughput Design Exploration of 65 nm Sub-VT CMOS Digital Filters <i>Syed Muhammad Yasser Sherazi et al</i> , Lund University (SE)
10:20	Research and Practices on 3D Networks-on-Chip Architectures <i>Amir-Mohammad Rahmani et al</i> , University of Turku (FI)

1.1 Analog Circuits

11:10	A Low Power Analog Channel Decoder for Ultra Portable Devices in 65 nm Technology <i>Reza Meraji et al</i> , Lund University (SE)
11:30	Analog Baseband Chain of Synthetic Array Radar (SAR) Receiver <i>Faizah Abu Bakar et al</i> , Aalto University (FI)
11:50	A 900 MHz 10 mW Monolithically Integrated Inverse Class E Power Amplifier <i>Jukka Typpö</i> , NTNU (NO)

1.2 Memory Architecture

11:10	An Analysis of Designing 2D/3D Chip Multiprocessor with Different Cache Architecture <i>Thomas Canhao Xu et al</i> , University of Turku (FI)
11:30	A NoC Based Distributed Memory Architecture with Programmable and Partitionable Capabilities. <i>Muhammad Adeel Tajammul et al</i> , Royal Institute of Technology (SE)
11:50	On Power and Performance Tradeoff of L2 Cache Compression <i>Tom Chen et al</i> , Colorado State University (US)
12:10	Lunch
13:30	Invited talk: Towards Self-Powered Biomedical Devices <i>Yong Lian</i> , National University of Singapore

2.1 D/A Converters

14:15	Effects of Filtering on the Linearity of Current-steering IF DAC <i>Timo Rahkonen et al</i> , Oulu University (FI)
14:35	A Higher Nyquist-Range DAC Employing Sinusoidal Interpolation <i>Reza Sadeghifar et al</i> , Linköping University (SE)

2.2 High-Level Modeling

- 14:15 **Execution Models for Processors and Instructions***rci g'6: +
Florian Brandner et al, ENS de Lyon (FR)
- 14:35 **Analysis of Modeling Styles on Network-on-Chip Simulation***rci g'74+
Lasse Lehtonen et al, Tampere Univ. of Technology (FI)

3. Poster Session I

- 14:55 **Coffee / Poster Session**
- High Level Synthesis Framework For a Coarse Grain Reconfigurable Architecture***rci g'78+
Omer Malik et al, Royal Institute of Technology (SE)
- Designing a dataflow processor using ClaSJ** *rci g'84+
Anja Niedermeier et al, University of Twente (NL)
- An Improved Hardware Acceleration Scheme for Java Method Calls***rci g'88+
Tero Säntti et al, University of Turku (FI)
- Exploration of Target Architecture for a Wireless Camera Based Sensor Node***rci g'94+
Muhammad Imran et al, Mid Sweden University (SE)
- FPGA-based Real-Time Disparity Computation and Object Location***rci g'98+
Pedro Miguel Santos et al, Universidade do Porto (PT)
- Application Of Medium-Grain Multiprocessor Mapping Methodology To Epileptic Seizure Predictor***rci g'! 2+
Elena Hammari et al, NTNU (NO)
- DLL based temperature compensated MEMS clock***rci g'! 8+
Arto Rantala et al, VTT Finland (FI)
- Modeling of Peak-to-peak Switching Noise along a Vertical Chain of Power Distribution TSV pairs in a 3D Stack of ICs interconnected through TSVs***rci g'; 2+
Waqar Ahmad et al, Royal Institute of Technology (SE)
- A Fast and Accurate Phase Noise Measurement of Free Running Oscillators Using a Single Spectrum Analyzer***rci g'; 8+
Jian Chen et al, Royal Institute of Technology (SE)
- A Novel Simple And High Performance Structure For Improving CMRR: Application to Current Buffers and Folded Cascode Amplifier***rci g'322+
Amir Hossein Miremadi et al, Islamic Azad University (IR)
- A Low-Power, Medium-Resolution, High-Speed CMOS Pipelined ADC***rci g'326+
Deivasigamani Meganathan et al, Madras Institute of Technology (IN)
- Dimensioning Space of a Parallel Tuned Amplifier***rci g'32: +
Simo Hietakangas, University of Oulu (FI)
- A Self-Oscillating LNA-Mixer***rci g'334+
Tero Koivisto et al, University of Turku (FI)
- A New DFT based Approach for Gain Mismatch Detection and Correction in Time-Interleaved ADCs***rci g'338+
Yashar Hesamiafshar et al, Urmia University (IR)
- Low Power and Optimal Delay Multi Threshold Voltage Level Converters***rci g'342+
Rajendra Naik

Developments of the SoC for High-Multi-Level QAM 1 Gbps Class Wireless System and its Evaluation with RF Hardware of 38 GHz Band FWA*rci g'346+

Toru Taniguchi et al, Japan Radio Co (JP)

Study of Modified Noise-Shaper Architectures for Oversampled Sigma-Delta DACs*rci g'34:

Nadeem Afzal et al, Linköping University (SE)

4.1 RF: Low-Noise Amplifiers

A DC-Invariant Gain Control Technique for CMOS Differential Variable-Gain Low-Noise Amplifiers*rci g'354+

Muh-Dey Wei et al, Aachen University (DE)

A Small-Area Self-Biased Wideband CMOS Balun LNA with Noise Cancelling and Gain Enhancement*rci g'358+

J. R. Custódio et al, Universidade Nova de Lisboa (PT)

Wideband Inductorless LNA Employing Simultaneous 2nd and 3rd Order Distortion Cancellation*rci g'362+

Omid E Najari et al, Linköping University (SE)

4.2 Manycore Systems

Multi-Application Multi-Step Mapping Method for Many-Core Network-on-Chips*rci g'366+

Bo Yang et al, University of Turku (FI)

Multi-FPGA Implementation of a Network-on-Chip Based Many-core Architecture with Fast Barrier Synchronization Mechanism*rci g'372+

Xiaowen Chen et al, Royal Institute of Technology (SE)

Latency Reduction of Selected Data Streams in Network-on-Chips for Adaptive Manycore Systems*rci g'376+

Thilo Pionteck et al, Universität zu Lübeck (DE)

Tuesday 16 November 2010

Invited talk: Sensor Processing and Power Management in Smartphone Platforms

Lasse Harju, ST-Ericsson (FI)

5.1 Time-to-Digital Converters

A High-resolution Vernier Gated-Ring-Oscillator TDC in 90-nm CMOS*rci g'382+

Ping Lu et al, Lund University (SE)

A 12-Bit Digital- to-Time Converter (DTC) for Time-to-Digital Converter (TDC) and Other Time Domain Signal Processing Applications*rci g'386+

Salim Alahdab et al, University of Oulu (FI)

5.2 FPGA Applications

09:45	Exploring FPGAs Capability to Host a HPC Design *rci g'38: + <i>Clement Foucher et al</i> , Université de Nice-Sophia Antipolis (FR)
10:05	Flexible Hardware Implementation of Collaborative GNSS Tracking Channel *rci g'394+ <i>Heikki Hurskainen et al</i> , Tampere Univ. of Technology (FI)

6. Poster Session II

10:25	Coffee / Poster Session
	Simulation of Thermal Behavior for Networks-on-Chip *rci g'398+ <i>Tim Wegner et al</i> , University of Rostock (DE)
	Traffic Characterization for Multicasting in NoC *rci g'3: 2+ <i>V. Laxmi et al</i> , National Institute of Technology (IN)
	SoC Chip Scheduler Embodying I-SLIP Algorithm *rci g'3: 8+ <i>Trupti B. Salankar et al</i> , SRKNEC, NAGPUR
	Layered Spiral Algorithm for Memory-Aware Mapping and Scheduling on Network-on-Chip *rci g'3; 6+ <i>Shuo Li et al</i> , Royal Institute of Technology (SE)
	Implementation Exploration for a Self Reconfigurable Interconnection Network in DRRC *rci g'422+ <i>Muhammad Ali Shami et al</i> , Royal Institute of Technology (SE)
	Hierarchical Power Monitoring on NoC - A Case Study for Hierarchical Agent Monitoring Design Approach *rci g'428+ <i>Liang Guang et al</i> , University of Turku (FI)
	High-Performance NoC Interface with Interrupt Batching for Micromesh MPSoC Prototype Platform on FPGA *rci g'434+ <i>Heikki Kariniemi et al</i> , Tampere University of Technology (FI)
	NoC-based CSP Support for a Java Chip Multiprocessor *rci g'43: + <i>Flavius Gruian et al</i> , Lund University (SE)
	Calibration of Sigma Delta Analog-to-Digital Converters Based on Histogram Test Methods *rci g'446+ <i>Armin Jalili et al</i> , Isfahan University of Technology (IR)
	A Second-Order Low-Power $\Delta\Sigma$ Modulator For Pressure Sensor Applications *rci g'44: + <i>Tero Nieminen et al</i> , Aalto University (FI)
	A 500-MHz Low-Voltage Programmable Gain Amplifier for HD Video in 65-nm CMOS *rci g'454+ <i>Syed Ahmed Aamir et</i> , Syed Ahmed Aamir et
	A Novel Transimpedance Amplifier with Variable Gain *rci g'458+ <i>Pietro Monsurrò et al</i> , Università di Roma (IT)
	Diode Based Charge Pump Design using 0.35μm Technology *rci g'462+ <i>Muhammad Adeel Ansari et al</i> , Royal Institute of Technology (SE)
	An 8-bit 166nw 11.25 kS/s 0.18um two-Step-SAR for RFID applications Using Novel DAC Architecture *rci g'466+ <i>Iman Kianpour et al</i> , Sabzevar Tarbiat Moallem University (IR)
	Digital PVT Calibration of a Frequency-to-Voltage Converter *rci g'46: + <i>Jørgen Andreas Michaelsen et al</i> , University of Oslo (NO)

7.1 Receivers and Transmitters

- 11:10 **A 175µW 100MHz-2GHz inductorless receiver front-end in 65nm CMOS***rci g'474+
Carl Bryant et al, Lund University (SE)
- 11:30 **Higher order FFSFR coupled micromechanical mixer-filters integrated in CMOS***rci g'478+
Jan Erik Ramstad et al, University of Oslo (NO)
- 11:50 **A 9.2pJ/pulse UWB-IR Transmitter with Tunable Amplitude for Wireless Sensor Tags in 0.18um CMOS***rci g'482+
David Sarmiento Mendoza et al, Royal Institute of Technology (SE)

7.2 Dependability and Testing

- 11:10 **High-Level Design Error Diagnosis Using Backtrace on Decision Diagrams***rci g'486+
Jaan Raik et al, Tallinn University of Technology (EE)
- 11:30 **Generic Partial Dynamic Reconfiguration Controller for Fault Tolerant Designs Based on FPGA***rci g'48: +
Martin Straka et al, Brno University of Technology (CZ)
- 11:50 **SfW Method: Delay Test Generation for Simple Chain Wrapper Architecture***rcg'494+
Marcel Balaz, Slovak Academy of Sciences (SK)
- 12:10 Lunch
- 13:10 **Invited talk: Purely-Digital versus Mixed-Signal Self-Calibration Techniques in High-Resolution Pipeline ADCs***rci g'498+
Joao Goes, Universidade Nova de Lisboa (PT)

8.1 A/D Converters

- 13:55 **On CMOS Scaling and A/D-Converter Performance***rci g'4: 6+
Bengt E. Jonsson, ADMS Design AB (SE)
- 14:15 **An 1.2V 440-MS/s 0.13-µm CMOS Pipelined Analog-to-Digital Converter With 5-8bit Mode Selection***rci g'4: : +
Tero Nieminen, Aalto University (FI)
- 14:35 **A 290uA, 3.2 MHz 4-bit Phase ADC for Constant Envelope, Ultra-low Power Radio***rci g'4; 4+
Budhaditya Banerjee et al, CSEM (CH)
- 14:55 **Design of CMOS Sampling Switch for Ultra-Low Power ADCs in Biomedical Applications***rci g'4; 8+
Dai Zhang et al, Linköping University (SE)

8.2 Network-on-Chip

- 13:55 **Energy Aware Design Methodologies for Application Specific NoC***rci g'522+
Naveen Choudhary et al, Malaviya National Institute of Technology (IN)
- 14:15 **A Scalable, Non-Interfering, Synthesizable Network-on-Chip Monitor***rci g'526+
Antti Alhonen et al, Tampere University of Technology (FI)
- 14:35 **An Efficient VFI-Based NoC Architecture Using Johnson-Encoded Reconfigurable FIFOs***rci g'532+
Amir-Mohammad Rahmani et al, University of Turku (FI)

14:55

A Hybrid NoC Combining SDM-Based Circuit Switching with Packet Switching for Real-Time Applications* [rci g'537+](#)

Angelo Kuti Lusala et al, UC Louvain (BE)

15:15

Closing remarks and NORCHIP 2011