

# **2010 NORCHIP**

**Tampere, Finland  
15 – 16 November 2010**



**IEEE Catalog Number: CFP10828-PRT**  
**ISBN: 978-1-4244-8972-5**

# Monday 15 November 2010

- 09:00**      **Opening and welcome**  
*Jari Nurmi*, Tampere University of Technology (FI)
- 09:15**      **Invited talk: Testing and Design-for-Testability Techniques for 3D Integrated Circuits**  
*Krishnendu Chakrabarty*, Duke University (US)
- 10:00      **Ultra Low Energy vs Throughput Design Exploration of 65 nm Sub-VT CMOS Digital Filters**  
*Syed Muhammad Yasser Sherazi et al*, Lund University (SE)
- 10:20      **Research and Practices on 3D Networks-on-Chip Architectures**  
*Amir-Mohammad Rahmani et al*, University of Turku (FI)

## 1.1 Analog Circuits

- 11:10      **A Low Power Analog Channel Decoder for Ultra Portable Devices in 65 nm Technology**  
*Reza Meraji et al*, Lund University (SE)
- 11:30      **Analog Baseband Chain of Synthetic Array Radar (SAR) Receiver**  
*Faizah Abu Bakar et al*, Aalto University (FI)
- 11:50      **A 900 MHz 10 mW Monolithically Integrated Inverse Class E Power Amplifier**  
*Jukka Typpö*, NTNU (NO)

## 1.2 Memory Architecture

- 11:10      **An Analysis of Designing 2D/3D Chip Multiprocessor with Different Cache Architecture**  
*Thomas Canhao Xu et al*, University of Turku (FI)
- 11:30      **A NoC Based Distributed Memory Architecture with Programmable and Partitionable Capabilities.**  
*Muhammad Adeel Tajammul et al*, Royal Institute of Technology (SE)
- 11:50      **On Power and Performance Tradeoff of L2 Cache Compression**  
*Tom Chen et al*, Colorado State University (US)
- 12:10**      **Lunch**
- 13:30**      **Invited talk: Towards Self-Powered Biomedical Devices**  
*Yong Lian*, National University of Singapore

## 2.1 D/A Converters

- 14:15      **Effects of Filtering on the Linearity of Current-steering IF DAC**  
*Timo Rahkonen et al*, Oulu University (FI)
- 14:35      **A Higher Nyquist-Range DAC Employing Sinusoidal Interpolation**  
*Reza Sadeghifar et al*, Linköping University (SE)

## 2.2 High-Level Modeling

- 14:15 **Execution Models for Processors and Instructions**'r ci g'6: +  
*Florian Brandner et al*, ENS de Lyon (FR)
- 14:35 **Analysis of Modeling Styles on Network-on-Chip Simulation**'r ci g'74+  
*Lasse Lehtonen et al*, Tampere Univ. of Technology (FI)

## 3. Poster Session I

- 14:55 **Coffee / Poster Session**
- High Level Synthesis Framework For a Coarse Grain Reconfigurable Architecture**'r ci g'78+  
*Omer Malik et al*, Royal Institute of Technology (SE)
- Designing a dataflow processor using ClaSJ** 'r ci g'84+  
*Anja Niedermeier et al*, University of Twente (NL)
- An Improved Hardware Acceleration Scheme for Java Method Calls**'r ci g'88+  
*Tero Santti et al*, University of Turku (FI)
- Exploration of Target Architecture for a Wireless Camera Based Sensor Node**'r ci g'94+  
*Muhammad Imran et al*, Mid Sweden University (SE)
- FPGA-based Real-Time Disparity Computation and Object Location**'r ci g'98+  
*Pedro Miguel Santos et al*, Universidade do Porto (PT)
- Application Of Medium-Grain Multiprocessor Mapping Methodology To Epileptic Seizure Predictor**'r ci g'! 2+  
*Elena Hammari et al*, NTNU (NO)
- DLL based temperature compensated MEMS clock**'r ci g'! 8+  
*Arto Rantala et al*, VTT Finland (FI)
- Modeling of Peak-to-peak Switching Noise along a Vertical Chain of Power Distribution TSV pairs in a 3D Stack of ICs interconnected through TSVs**'r ci g'! 2+  
*Waqar Ahmad et al*, Royal Institute of Technology (SE)
- A Fast and Accurate Phase Noise Measurement of Free Running Oscillators Using a Single Spectrum Analyzer**'r ci g'! 8+  
*Jlan Chen et al*, Royal Institute of Technology (SE)
- A Novel Simple And High Performance Structure For Improving CMRR: Application to Current Buffers and Folded Cascode Amplifier**'r ci g'322+  
*Amir Hossein Miremadi et al*, Islamic Azad University (IR)
- A Low-Power, Medium-Resolution, High-Speed CMOS Pipelined ADC**'r ci g'326+  
*Deivasigamani Meganathan et al*, Madras Institute of Technology (IN)
- Dimensioning Space of a Parallel Tuned Amplifier**'r ci g'32: +  
*Simo Hietakangas*, University of Oulu (FI)
- A Self-Oscillating LNA-Mixer**'r ci g'334+  
*Tero Koivisto et al*, University of Turku (FI)
- A New DFT based Approach for Gain Mismatch Detection and Correction in Time-Interleaved ADCs**'r ci g'338+  
*Yashar Hesamiafshar et al*, Urmia University (IR)
- Low Power and Optimal Delay Multi Threshold Voltage Level Converters**'r ci g'342+  
*Rajendra Naik*

**Developments of the SoC for High-Multi-Level QAM 1 Gbps Class Wireless System and its Evaluation with RF Hardware of 38 GHz Band FWA**'r ci g'346+

*Toru Taniguchi et al*, Japan Radio Co (JP)

**Study of Modified Noise-Shaper Architectures for Oversampled Sigma-Delta DACs**'r ci g'34: +

*Nadeem Afzal et al*, Linköping University (SE)

#### 4.1 RF: Low-Noise Amplifiers

16:00 **A DC-Invariant Gain Control Technique for CMOS Differential Variable-Gain Low-Noise Amplifiers**'r ci g'354+

*Muh-Dey Wei et al*, Aachen University (DE)

16:20 **A Small-Area Self-Biased Wideband CMOS Balun LNA with Noise Cancelling and Gain Enhancement**'r ci g'358+

*J. R. Custódio et al*, Universidade Nova de Lisboa (PT)

16:40 **Wideband Inductorless LNA Employing Simultaneous 2nd and 3rd Order Distortion Cancellation**'r ci g'362+

*Omid E Najari et al*, Linköping University (SE)

#### 4.2 Manycore Systems

16:00 **Multi-Application Multi-Step Mapping Method for Many-Core Network-on-Chips**'r ci g'366+

*Bo Yang et al*, University of Turku (FI)

16:20 **Multi-FPGA Implementation of a Network-on-Chip Based Many-core Architecture with Fast Barrier Synchronization Mechanism**'r ci g'372+

*Xiaowen Chen et al*, Royal Institute of Technology (SE)

16:40 **Latency Reduction of Selected Data Streams in Network-on-Chips for Adaptive Manycore Systems**'r ci g'376+

*Thilo Pionteck et al*, Universität zu Lübeck (DE)

## Tuesday 16 November 2010

09:00 **Invited talk: Sensor Processing and Power Management in Smartphone Platforms**

*Lasse Harju*, ST-Ericsson (FI)

#### 5.1 Time-to-Digital Converters

09:45 **A High-resolution Vernier Gated-Ring-Oscillator TDC in 90-nm CMOS**'r ci g'382+

*Ping Lu et al*, Lund University (SE)

10:05 **A 12-Bit Digital- to-Time Converter (DTC) for Time-to-Digital Converter (TDC) and Other Time Domain Signal Processing Applications**'r ci g'386+

*Salim Alahdab et al*, University of Oulu (FI)

#### 5.2 FPGA Applications

- 09:45 **Exploring FPGAs Capability to Host a HPC Design**'r ci g'38: +  
*Clement Foucher et al*, Université de Nice-Sophia Antipolis (FR)
- 10:05 **Flexible Hardware Implementation of Collaborative GNSS Tracking Channel**'r ci g'394+  
*Heikki Hurskainen et al*, Tampere Univ. of Technology (FI)

## 6. Poster Session II

- 10:25 **Coffee / Poster Session**
- Simulation of Thermal Behavior for Networks-on-Chip**'r ci g'398+  
*Tim Wegner et al*, University of Rostock (DE)
- Traffic Characterization for Multicasting in NoC**'r ci g'3: 2+  
*V. Laxmi et al*, National Institute of Technology (IN)
- SoC Chip Scheduler Embodying I-SLIP Algorithm**'r ci g'3: 8+  
*Trupti B. Salankar et al*, SRKNEC, NAGPUR
- Layered Spiral Algorithm for Memory-Aware Mapping and Scheduling on Network-on-Chip**'r ci g'3; 6+  
*Shuo Li et al*, Royal Institute of Technology (SE)
- Implementation Exploration for a Self Reconfigurable Interconnection Network in DRRC**'r ci g'422+  
*Muhammad Ali Shami et al*, Royal Institute of Technology (SE)
- Hierarchical Power Monitoring on NoC - A Case Study for Hierarchical Agent Monitoring Design Approach**'r ci g'428+  
*Liang Guang et al*, University of Turku (FI)
- High-Performance NoC Interface with Interrupt Batching for Micronmesh MPSoC Prototype Platform on FPGA**'r ci g'434+  
*Heikki Kariniemi et al*, Tampere University of Technology (FI)
- NoC-based CSP Support for a Java Chip Multiprocessor**'r ci g'43: +  
*Flavius Gruian et al*, Lund University (SE)
- Calibration of Sigma Delta Analog-to-Digital Converters Based on Histogram Test Methods**'r ci g'446+  
*Armin Jalili et al*, Isfahan University of Technology (IR)
- A Second-Order Low-Power  $\Delta\Sigma$  Modulator For Pressure Sensor Applications**'r ci g'44: +  
*Tero Nieminen et al*, Aalto University (FI)
- A 500-MHz Low-Voltage Programmable Gain Amplifier for HD Video in 65-nm CMOS**'r ci g'454+  
*Syed Ahmed Aamir et*, Syed Ahmed Aamir et
- A Novel Transimpedance Amplifier with Variable Gain**'r ci g'458+  
*Pietro Monsurrò et al*, Università di Roma (IT)
- Diode Based Charge Pump Design using 0.35 $\mu$ m Technology**'r ci g'462+  
*Muhammad Adeel Ansari et al*, Royal Institute of Technology (SE)
- An 8-bit 166nw 11.25 kS/s 0.18 $\mu$ m two-Step-SAR for RFID applications Using Novel DAC Architecture**'r ci g'466+  
*Iman Kianpour et al*, Sabzevar Tarbiat Moallem University (IR)
- Digital PVT Calibration of a Frequency-to-Voltage Converter**'r ci g'46: +  
*Jørgen Andreas Michaelsen et al*, University of Oslo (NO)

## 7.1 Receivers and Transmitters

- 11:10 [A 175 \$\mu\$ W 100MHz-2GHz inductorless receiver front-end in 65nm CMOS](#)<sup>'r ci g'474+</sup>  
*Carl Bryant et al*, Lund University (SE)
- 11:30 [Higher order FFSFR coupled micromechanical mixer-filters integrated in CMOS](#)<sup>'r ci g'478+</sup>  
*Jan Erik Ramstad et al*, University of Oslo (NO)
- 11:50 [A 9.2pJ/pulse UWB-IR Transmitter with Tunable Amplitude for Wireless Sensor Tags in 0.18 \$\mu\$ m CMOS](#)<sup>'r ci g'482+</sup>  
*David Sarmiento Mendoza et al*, Royal Institute of Technology (SE)

## 7.2 Dependability and Testing

- 11:10 [High-Level Design Error Diagnosis Using Backtrace on Decision Diagrams](#)<sup>'r ci g'486+</sup>  
*Jaan Raik et al*, Tallinn University of Technology (EE)
- 11:30 [Generic Partial Dynamic Reconfiguration Controller for Fault Tolerant Designs Based on FPGA](#)<sup>'r ci g'48: +</sup>  
*Martin Straka et al*, Brno University of Technology (CZ)
- 11:50 [SfW Method: Delay Test Generation for Simple Chain Wrapper Architecture](#)<sup>'r cg'494+</sup>  
*Marcel Balaz*, Slovak Academy of Sciences (SK)
- 12:10 **Lunch**
- 13:10 [Invited talk: Purely-Digital versus Mixed-Signal Self-Calibration Techniques in High-Resolution Pipeline ADCs](#)<sup>'r ci g'498+</sup>  
*Joao Goes*, Universidade Nova de Lisboa (PT)

## 8.1 A/D Converters

- 13:55 [On CMOS Scaling and A/D-Converter Performance](#)<sup>'r ci g'4: 6+</sup>  
*Bengt E. Jonsson*, ADMS Design AB (SE)
- 14:15 [An 1.2V 440-MS/s 0.13- \$\mu\$ m CMOS Pipelined Analog-to-Digital Converter With 5-8bit Mode Selection](#)<sup>'r ci g'4: : +</sup>  
*Tero Nieminen*, Aalto University (FI)
- 14:35 [A 290 \$\mu\$ A, 3.2 MHz 4-bit Phase ADC for Constant Envelope, Ultra-low Power Radio](#)<sup>'r ci g'4; 4+</sup>  
*Budhaditya Banerjee et al*, CSEM (CH)
- 14:55 [Design of CMOS Sampling Switch for Ultra-Low Power ADCs in Biomedical Applications](#)<sup>'r ci g'4; 8+</sup>  
*Dai Zhang et al*, Linköping University (SE)

## 8.2 Network-on-Chip

- 13:55 [Energy Aware Design Methodologies for Application Specific NoC](#)<sup>'r ci g'522+</sup>  
*Naveen Choudhary et al*, Malaviya National Institute of Technology (IN)
- 14:15 [A Scalable, Non-Interfering, Synthesizable Network-on-Chip Monitor](#)<sup>'r ci g'526+</sup>  
*Antti Alhonen et al*, Tampere University of Technology (FI)
- 14:35 [An Efficient VFI-Based NoC Architecture Using Johnson-Encoded Reconfigurable FIFOs](#)<sup>'r ci g'532+</sup>  
*Amir-Mohammad Rahmani et al*, University of Turku (FI)

14:55 **A Hybrid NoC Combining SDM-Based Circuit Switching with Packet Switching for Real-Time Applications**

*Angelo Kuti Lusala et al*, UC Louvain (BE)

15:15 **Closing remarks and NORCHIP 2011**