

# **2010 International Conference on Field-Programmable Technology**

**(FPT 2010)**

**Beijing, China  
8 – 10 December 2010**



**IEEE Catalog Number: CFP10528-PRT  
ISBN: 978-1-4244-8980-0**

# TABLE OF CONTENTS

## Keynote Speeches

<b>RECONFIGURABLE COMPUTING – EVOLUTION OF VON NEUMANN ARCHITECTURE</b> <i>Prof. Shaojun Wei</i>	i
<b>FPGA PLATFORMS LEADING THE WAY IN THE APPLICATION OF ‘MORE THAN MOORE’S’ TECHNOLOGY</b> <i>Dr. Ivo Bolsens</i>	ii
<b>BRINGING FPGA DESIGN TO APPLICATION DOMAIN EXPERTS</b> <i>Dr. James Truchard</i>	iii
<b>TECHNOLOGY ISSUES FACING THE WORLD'S LARGEST INTEGRATED CIRCUITS</b> <i>Prof. Stephen Brown</i>	iv
<b>IN SEARCH FOR BETTER SILICON AND HUMAN EFFICIENCY</b> <i>Dr. Albert Wang</i>	v

### Oral Session 1.3 - Architectures

<b>AN FPGA ARCHITECTURE SUPPORTING DYNAMICALLY CONTROLLED POWER GATING</b>	<b>1</b>
<i>Assem A. M. Bsoul and Steven J. E. Wilton</i>	
<b>A TILED PROGRAMMABLE FABRIC USING QCA</b>	<b>9</b>
<i>Rajeswari Devadoss, Kolin Paul and M Balakrishnan</i>	
<b>PHASE-CHANGE-MEMORY-BASED STORAGE ELEMENTS FOR CONFIGURABLE LOGIC</b>	<b>17</b>
<i>Pierre-Emmanuel Gaillardon, M. Haykel Ben-Jamaa, Marina Reyboz, Giovanni Betti Beneventi, Fabien Clermidy, Luca Perniola and Ian O'Connor</i>	
<b>DYNAMIC RECONFIGURABLE BIT-PARALLEL ARCHITECTURE FOR LARGE-SCALE REGULAR EXPRESSION MATCHING</b>	<b>21</b>
<i>Yusaku Kaneta, Shingo Yoshizawa, Shin-ichi Minato, Hiroki Arimura and Yoshikazu Miyanaga</i>	

### Oral Session 1.4 – Parallel Implementation and CAD

<b>IMPACT OF RECONFIGURABLE HARDWARE ON ACCELERATING MPI_REDUCE</b>	<b>29</b>
<i>Shanyuan Gao, Andrew Schmidt and Ron Sass</i>	
<b>ACCELERATING HMMER ON FPGA USING PARALLEL PREFIXES AND REDUCTIONS</b>	<b>37</b>
<i>Naeem Abbas, Steven Derrien, Sanjay Rajopadhye and Patrice Quinton</i>	
<b>MULTIPLE DATA SET REDUCTION ON FPGAS</b>	<b>45</b>
<i>Yi-Gang Tai, Chia-Tien Dan Lo and Kleanthis Psarris</i>	
<b>ACCELERATING FPGA DEVELOPMENT THROUGH THE AUTOMATIC PARALLEL APPLICATION OF STANDARD IMPLEMENTATION TOOLS</b>	<b>53</b>
<i>Athira Chandrasekharan, Sureshwar Rajagopalan, Guruprasad Subbarayan, Tony Frangieh, Yousef Iskander, Stephen Craven and Cameron Patterson</i>	
<b>PARALLELIZING FPGA PLACEMENT USING TRANSACTIONAL MEMORY</b>	<b>61</b>
<i>Steven Birk, J. Gregory Steffan and Jason Anderson</i>	

### Oral Session 1.5 – Multi-Core and Multi-FPGA

<b>A MESSAGE-PASSING MULTI-SOFTCORE ARCHITECTURE ON FPGA FOR BREADTH-FIRST SEARCH</b>	<b>70</b>
<i>Qingbo Wang, Weirong Jiang, Yinglong Xia and Viktor Prasanna</i>	
<b>DETERMINISTIC MULTI-CORE PARALLEL ROUTING FOR FPGAS</b>	<b>78</b>
<i>Marcel Gort and Jason Anderson</i>	
<b>THE TRASC PROCESS MODEL AND INTERPROCESS COMMUNICATION</b>	<b>87</b>
<i>Henning Manteuffel, Cem Bassoy and Friedrich Mayer-Lindenberg</i>	
<b>COMPARING PERFORMANCE AND ENERGY EFFICIENCY OF FPGAS AND GPUS FOR HIGH PRODUCTIVITY COMPUTING</b>	<b>94</b>
<i>Brahim Betkaoui, David B Thomas and Wayne Luk</i>	
<b>LOCAL-AND-GLOBAL STALL MECHANISM FOR SYSTOLIC COMPUTATIONAL-MEMORY ARRAY ON EXTENSIBLE MULTI-FPGA SYSTEM</b>	<b>102</b>
<i>Wang Luzhou, Kentaro Sano and Satoru Yamamoto</i>	

### Oral Session 2.3 – Arithmetic

<b>FLOATING-POINT EXPONENTIAL FUNCTIONS FOR DSP-ENABLED FPGAS</b>	<b>110</b>
<i>Florent de Dinechin and Bogdan Pasca</i>	
<b>MODULAR DESIGN OF FULLY PIPELINED ACCUMULATORS</b>	<b>118</b>
<i>Miaoqing Huang and David Andrews</i>	
<b>EFFICIENT IMPLEMENTATION OF PARALLEL BCD MULTIPLICATION IN LUT-6 FPGAS</b>	<b>126</b>
<i>Alvaro Vazquez and Florent de Dinechin</i>	
<b>HIGH-PERFORMANCE IMPLEMENTATION OF MATRIX MULTIPLICATION ON FPGAS</b>	<b>134</b>
<i>Guiming Wu, Yong Dou and Miao Wang</i>	

### Oral Session 2.4 – Robust and Secure Computing

<b>FINE-GRAINED CHARACTERIZATION OF PROCESS VARIATION IN FPGAS</b>	<b>138</b>
<i>Haile Yu, Qiang Xu and Philip Leong</i>	
<b>A STOCHASTIC METHOD FOR SECURITY EVALUATION OF CRYPTOGRAPHIC FPGA IMPLEMENTATIONS</b>	<b>146</b>
<i>Michael Kasper, Werner Schindler and Marc Stöttinger</i>	
<b>FINE-GRAIN FAULT DIAGNOSIS FOR FPGA LOGIC BLOCKS</b>	<b>154</b>
<i>Stavros Tzilis, Ioannis Sourdis and Georgi N. Gaydadjiev</i>	
<b>A ROBUST RECONFIGURABLE LOGIC DEVICE BASED ON LESS CONFIGURATION MEMORY LOGIC CELL</b>	<b>162</b>
<i>Qian Zhao, Yoshihiro Ichinomiya, Yasuhiro Okamoto, Motoki Amagasaki, Masahiro Iida and Toshinori Sueyoshi</i>	
<b>COMPACT IMPLEMENTATIONS OF BLAKE-32 AND BLAKE-64 ON FPGA</b>	<b>170</b>
<i>Jean-Luc Beuchat, Eiji Okamoto and Teppei Yamazaki</i>	

### Oral Session 2.5 - Applications

<b>LIGHTWEIGHT DPA RESISTANT SOLUTION ON FPGA TO COUNTERACT POWER MODELS</b>	<b>178</b>
<i>Yingxi Lu, Philip Hodggers, Kean Hong Boey and Maire O'Neill</i>	
<b>AN FPGA-BASED TEXT SEARCH ENGINE FOR APPROXIMATE REGULAR EXPRESSION MATCHING</b>	<b>184</b>
<i>Yuichiro Utan, Shin'ichi Wakabayashi and Shinobu Nagayama</i>	
<b>REAL-TIME DETECTION OF LINE SEGMENTS ON FPGA</b>	<b>192</b>
<i>Jianyun Zhu and Tsutomu Maruyama</i>	
<b>TRUE RANDOM NUMBER GENERATION IN BLOCK MEMORIES OF RECONFIGURABLE DEVICES</b>	<b>200</b>
<i>Tim Gueneysu</i>	

### Oral Session 3.3 – Routing and Scheduling

<b>OBSTACLE-FREE TWO-DIMENSIONAL ONLINE-ROUTING FOR RUN-TIME RECONFIGURABLE FPGA-BASED SYSTEMS</b>	<b>208</b>
<i>Dirk Koch, Christian Beckhoff and Jim Torrison</i>	
<b>THE EFFECT OF MULTI-BIT BASED CONNECTIONS ON THE AREA EFFICIENCY OF FPGAS UTILIZING UNIDIRECTIONAL ROUTING RESOURCES</b>	<b>216</b>
<i>Omesh Mutukuda, Andy Ye and Gul Khan</i>	

<b>ATB: AREA-TIME RESPONSE BALANCING ALGORITHM FOR SCHEDULING REAL-TIME HARDWARE TASKS</b>	<b>224</b>
<i>Xabier Iturbe, Khaled Benkrid, Tughrul Arslan, Imanol Martinez and Mikel Azkarate</i>	
<b>DYNAMIC SCHEDULING MONTE-CARLO FRAMEWORK FOR MULTI-ACCELERATOR HETEROGENEOUS CLUSTERS</b>	<b>233</b>
<i>Anson H.T. Tse, David B. Thomas, K.H. Tsoi and Wayne Luk</i>	

### Oral Session 3.4 – Special Session

<b>MULTI-DIMENSIONAL PACKET CLASSIFICATION ON FPGA: 100 GBPS AND BEYOND</b>	<b>241</b>
<i>Yaxuan Qi, Jeffrey Fong, Weirong Jiang, Bo Xu, Yibo Xue, Jun Li and Viktor Prasanna</i>	
<b>AUTOMATIC SYNTHESIS OF PROCESSOR ARRAYS WITH LOCAL MEMORIES ON FPGAS</b>	<b>249</b>
<i>Guiming Wu, Yong Dou and Miao Wang</i>	
<b>GVE: GODSON-T VERIFICATION ENGINE FOR MANY-CORE ARCHITECTURE RAPID PROTOTYPING AND DEBUGGING</b>	<b>253</b>
<i>Zhengmeng Lei, Lunkai Zhang, Fenglong Song, Shibin Tang, Dongrui Fan, Yongbin Zhou and Xiao Xiao</i>	
<b>SYNTHESIS OF A UNIFIED UNIT FOR EVALUATING AN APPLICATION-SPECIFIC SET OF ELEMENTARY FUNCTIONS</b>	<b>257</b>
<i>Liangwei Ge, Zhenan Tang, Kaiyu Wang, Ming Chao, Wencong Zou and Dong Liu</i>	
<b>A COMPRESSION METHOD FOR INVERTED INDEX AND ITS FPGA-BASED DECOMPRESSION SOLUTION</b>	<b>261</b>
<i>Jing Yan, Ning-Yi Xu, Zeng-Lin Xia, Bo-Jun Huang, Rong Luo and Feng-Hsiung Hsu</i>	
<b>FPGA IMPLEMENTATION OF GZIP COMPRESSION AND DECOMPRESSION FOR IDC SERVICES</b>	<b>265</b>
<i>Jian Ouyang, Hong Luo, Zilong Wang, Jiazi Tian, Chenghui Liu and Kehua Sheng</i>	

### Poster Session 2.2

<b>APPLICATION-SPECIFIC HARDWARE ACCELERATOR FOR IMPLEMENTING RECURSIVE SORTING ALGORITHMS</b>	<b>269</b>
<i>Dmitri Mihhailov, Valery Sklyarov, Iouliia Skliarova and Alexander Sudnitson</i>	
<b>TOWARDS AN EMBEDDED BIOLOGICALLY-INSPIRED MACHINE VISION PROCESSOR</b>	<b>273</b>
<i>Vinay Sriram, Kuen Tsoi, Wayne Luk and David Cox</i>	
<b>WIRELESS SENSORS NETWORKS EMULATOR IMPLEMENTED ON A FPGA</b>	<b>279</b>
<i>Jean Louis Boizard, Nadim Nasreddine, Christophe Escriba and Jean Yves Fourniols</i>	
<b>A NOVEL FPGA-BASED SUPPORT VECTOR MACHINE CLASSIFIER</b>	<b>283</b>
<i>Markos Papadonikolakis and Christos-Savvas Bouganis</i>	
<b>HIGH-THROUGHPUT IP-LOOKUP FOR DYNAMIC ROUTING TABLES USING FPGA</b>	<b>287</b>
<i>Hoang Le and Viktor Prasanna</i>	
<b>A NOVEL DESIGN FLOW FOR TAMPER-RESISTANT SELF-HEALING PROPERTIES OF FPGA DEVICES WITHOUT CONFIGURATION READBACK CAPABILITY</b>	<b>291</b>
<i>Andre Seffrin, Sunil Malipatlolla and Sorin A. Huss</i>	

<b>A NOVEL HDL CODING STYLE TO REDUCE POWER CONSUMPTION FOR RECONFIGURABLE DEVICES</b>	<b>295</b>
<i>Thomas Marconi, Dimitris Theodoropoulos, Koen Bertels and Georgi Gaydadjiev</i>	
<b>WIRE CONGESTION AWARE SYNTHESIS FOR A DYNAMICALLY RECONFIGURABLE PROCESSOR</b>	<b>300</b>
<i>Takao Toi, Takumi Okamoto, Toru Awashima, Kazutoshi Wakabayashi and Hideharu Amano</i>	
<b>A FPGA IMPLEMENTATION OF THE TWO-DIMENSIONAL DIGITAL HUYGENS' MODEL</b>	<b>304</b>
<i>Tan Yiyu, Yukinori Sato, Eiko Sugawara, Yasushi Inoguchi, Makoto Ohya, Yukio Iwaya, Hiroshi Matsuoka and Takao Tsuchiy</i>	
<b>RECONFIGURABLE NUMBER THEORETIC TRANSFORM ARCHITECTURES FOR CRYPTOGRAPHIC APPLICATIONS</b>	<b>308</b>
<i>Gavin Xiaoxu Yao, Ray C.C. Cheung, Cetin Kaya Koc and Kim Fung Man</i>	
<b>AN FPGA CHIP IDENTIFICATION GENERATOR USING CONFIGURABLE RING OSCILLATOR</b>	<b>312</b>
<i>Haile Yu, Philip H. W. Leong and Qiang Xu</i>	
<b>FPGA IMPLEMENTATION OF AN INTERIOR POINT SOLVER FOR LINEAR MODEL PREDICTIVE CONTROL</b>	<b>316</b>
<i>Juan L Jerez, George A Constantinides and Eric C Kerrigan</i>	
<b>GENERAL SWITCH BOX MODELING AND OPTIMIZATION FOR FPGA ROUTING ARCHITECTURES</b>	<b>320</b>
<i>Kejie Ma, Xuegong Zhou, Lingli Wang and Sheldon Tan</i>	
<b>EFFICIENT HARDWARE TASK REUSE AND INTERRUPT HANDLING FOR FPGA-BASED PARTIALLY RECONFIGURABLE SYSTEMS</b>	<b>324</b>
<i>Yi Lu, Georgi Gaydadjiev and Koen Bertels</i>	
<b>A DEBUGGING METHOD FOR REPAIRING POST-SILICON BUGS OF HIGH PERFORMANCE PROCESSORS IN THE FIELDS</b>	<b>328</b>
<i>Bijan Alizadeh and Masahiro Fujita</i>	
<b>Poster Session 2.2</b>	
<b>INTEGRATION OF PSOC TECHNOLOGY WITH EDUCATIONAL ROBOTICS</b>	<b>332</b>
<i>Jingchuan Wang and Weidong Chen</i>	
<b>A GRAPHICAL PROGRAMMING AND DESIGN ENVIRONMENT FOR FPGA-BASED HARDWARE</b>	<b>337</b>
<i>Guoqiang Wang, Trung N. Tran and Hugo A. Andrade</i>	
<b>USING PARTIAL RECONFIGURATION AND HIGH-LEVEL MODELS TO ACCELERATE FPGA DESIGN VALIDATION</b>	<b>341</b>
<i>Yousef Iskander, Stephen Craven, Athira Chandrasekharan, Suresh Rajagopalan, Guruprasad Subbarayan, Tannous Frangieh and Cameron Patterson</i>	
<b>FPGA-BASED VIDEO PROCESSING FOR A VISION PROSTHESIS</b>	<b>345</b>
<i>Benjamin Kwek, Freddie Sunarso, Melissa Teoh, Arrian van Zal, Philip Preston and Oliver Diessel</i>	
<b>REDUCING POWER CONSUMPTION FOR DYNAMICALLY RECONFIGURABLE PROCESSOR ARRAY WITH PARTIALLY FIXED CONFIGURATION MAPPING.</b>	<b>349</b>

<i>Kazuei Hironaka, Masayuki Kimura, Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tunbunheng, Yoshihiro Yasuda and Hideharu Amano</i>	
<b>HARD MACROS AND RAPID PROTOTYPING FOR FPGA DESIGNS</b>	<b>353</b>
<i>Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan, Brent Nelson and Brad Hutchings</i>	
<b>VMODEX: A VISUALIZATION TOOL FOR MULTI-OBJECTIVE DESIGN SPACE EXPLORATION</b>	<b>357</b>
<i>Toktam Taghavi and Andy Pimentel</i>	
<b>ADVANCED PARTIAL RUN-TIME RECONFIGURATION ON SPARTAN-6 FPGAS</b>	<b>361</b>
<i>Dirk Koch, Christian Beckhoff and Jim Torresen</i>	
<b>MAPPING REAL-LIFE APPLICATIONS ON RUN-TIME RECONFIGURABLE NOC-BASED MPSOC ON FPGA</b>	<b>365</b>
<i>Amit Singh, Akash Kumar, Thambipillai Srikanthan and Yajun Ha</i>	

## Poster Session 2.2

<b>DESIGN SPACE EXPLORATION FOR SPARSE MATRIX-MATRIX MULTIPLICATION ON FPGAS</b>	<b>369</b>
<i>Colin Yu Lin, Zheng Zhang, Ngai Wong and Hayden Kwok-Hay So</i>	
<b>ACCELERATING FPGA DESIGN SPACE EXPLORATION USING CIRCUIT SIMILARITY-BASED PLACEMENT</b>	<b>373</b>
<i>Xiaoyu Shi, Dahua Zeng, Bryan Hu, Guihui Lin and Osmar Zaiane</i>	
<b>STRUCTURED ASIC: METHODOLOGY AND COMPARISON</b>	<b>377</b>
<i>Sam M. H. Ho, Steve C.L. Yuen, Hiu Ching Poon, Thomas C.P. Chau, Yan Qing Ai, Philip H.W. Leong, Oliver C.S. Choy and Kong-Pang Pun</i>	
<b>OPENPIPES: MAKING DISTRIBUTED HARDWARE SYSTEMS EASIER</b>	<b>381</b>
<i>Glen Gibb and Nick McKeown</i>	
<b>DESIGN SPACE EXPLORATION OF INSTRUCTION SCHEDULERS FOR OUT-OF-ORDER SOFT PROCESSORS</b>	<b>385</b>
<i>Kaveh Aasaraai and Andreas Moshovos</i>	
<b>AN AREA-EFFICIENT DYNAMICALLY RECONFIGURABLE SPATIAL DIVISION MULTIPLEXING NETWORK-ON-CHIP WITH STATIC THROUGHPUT GUARANTEE</b>	<b>389</b>
<i>Zhiyao Joseph Yang, Akash Kumar and Yajun Ha</i>	
<b>A VLIW SOFTCORE PROCESSOR WITH DYNAMICALLY ADJUSTABLE ISSUE-SLOTS</b>	<b>393</b>
<i>Fakhar Anjam and Stephan Wong</i>	
<b>AN FPGA IMPLEMENTATION OF FULL-SEARCH VARIABLE BLOCK SIZE MOTION ESTIMATION</b>	<b>399</b>
<i>Shuichi Asano, Zheng Zhi Shun and Tsutomu Maruyama</i>	
<b>A MULTIPORTED REGISTER FILE WITH REGISTER RENAMING FOR CONFIGURABLE SOFTCORE VLIW PROCESSORS</b>	<b>403</b>
<i>Fakhar Anjam, Stephan Wong and Faisal Nadeem</i>	
<b>A CONFIGURABLE FRAMEWORK FOR INVESTIGATING WORKLOAD EXECUTION</b>	<b>409</b>
<i>Eric Matthews, Lesley Shannon and Alexandra Fedorova</i>	

<b>PERFORMANCE ESTIMATION FRAMEWORK FOR FPGA-BASED PROCESSORS</b>	<b>413</b>
<i>Yan Lin Aung, Siew Kei Lam and Thambipillai Srikanthan</i>	
<b>EVALUATION OF FPGA DESIGN GUARDBAND CAUSED BY INHOMOGENEOUS NBTI DEGRADATION CONSIDERING PROCESS VARIATIONS</b>	<b>417</b>
<i>Yabuuchi Michitarou and Kazutoshi Kobayashi</i>	
<b>EFFICIENT IMPLEMENTATION OF GREYSCALE MORPHOLOGICAL FILTERS</b>	<b>421</b>
<i>Donald Bailey</i>	
<b>A MANY PROCESSING ELEMENT FRAMEWORK FOR THE DISCRETE FOURIER TRANSFORM</b>	<b>425</b>
<i>Andrew van der Byl, Michael Inggs and Richardt H. Wilkinson</i>	
<b>ACCELERATION OF CONTROL FLOW ON CGRA USING ADVANCED PREDICATED EXECUTION</b>	<b>429</b>
<i>Kyuseung Han, Jong Kyung Paek and Kiyoung Choi</i>	

## **Design Competition**

<b>EFFICIENT FPGA IMPLEMENTATION OF CIOQ SWITCHES WITH SEQUENTIAL ITERATIVE MATCHING ALGORITHMS</b>	<b>433</b>
<i>Xiaojun Yang, Christoforos Kachris and Manolis Katevenis</i>	
<b>ON IDENTIFYING AND OPTIMIZING INSTRUCTION SEQUENCES FOR DYNAMIC COMPILATION</b>	<b>437</b>
<i>João Bispo and João Cardoso</i>	
<b>A DATAPATH CLASSIFICATION METHOD FOR FPGA-BASED SCIENTIFIC APPLICATION ACCELERATOR SYSTEMS</b>	<b>441</b>
<i>Yui Ogawa, Tomonori Ooya, Yasunori Osana, Masato Yoshimi, Yuri Nishikawa, Akira Funahashi, Noriko Hiroi, Hideharu Amano, Yuichiro Shibata and Kiyoshi Oguri</i>	
<b>EFFICIENT CUSTOM INSTRUCTIONS GENERATION FOR SYSTEM-LEVEL DESIGN</b>	<b>445</b>
<i>Huynh Phung Huynh, Yun Liang and Tulika Mitra</i>	
<b>HISTOGRAM-BASED PROBABILITY DENSITY FUNCTION ESTIMATION ON FPGAS</b>	<b>449</b>
<i>Suhaib A. Fahmy</i>	
<b>A PARALLEL FPGA DESIGN OF THE SMITH-WATERMAN TRACEBACK</b>	<b>454</b>
<i>Zubair Nawaz, Muhammad Nadeem, Hans van Someren and Koen Bertels</i>	
<b>ROUTING OPTIMIZATIONS FOR COMPONENT-BASED SYSTEM DESIGN AND PARTIAL RUN-TIME RECONFIGURATION ON FPGAS</b>	<b>460</b>
<i>Dirk Koch and Jim Torresen</i>	
<b>AN APPROACH TO SOLVE EXACT COVER PROBLEMS ON FPGA AND ITS APPLICATION TO SUDOKU</b>	<b>465</b>
<i>Michael Dittrich and Thomas Preußner</i>	
<b>GE3: A SINGLE CHIP CLIENT-SERVER ARCHITECTURE FOR GOLOMB RULER DERIVATION</b>	<b>470</b>
<i>Pavlos Malakonakis, Euripides Sotiriades and Apostolos Dollas</i>	



<b>AN FPGA-BASED SCALABLE PLATFORM FOR HIGH-SPEED MALWARE COLLECTION IN LARGE IP NETWORKS</b>	<b>474</b>
<i>Sascha Mühlbach and Andreas Koch</i>	
<b>FPGA BASED SOFT-CORE SIMD PROCESSING: A MIMO-OFDM FIXED-COMPLEXITY SPHERE DECODER CASE STUDY</b>	<b>479</b>
<i>Xuezheng Chu and John McAllister</i>	
<b>A DEEPLY PIPELINED AND PARALLEL ARCHITECTURE FOR DENOISING MEDICAL IMAGES</b>	<b>485</b>
<i>Frank Hannig, Moritz Schmid, Hritam Dutta, Jürgen Teich and Heinz Hornegger</i>	
<b>SEU TOLERANT SRAM FOR FPGA APPLICATIONS</b>	<b>491</b>
<i>Sudipta Sarkar, Anubhav Adak, Dr. Virendra Singh, Dr. Kewal Saluja and Dr. Masahiro Fujita</i>	
<b>DESIGN AUTOMATION FOR ACCELERATING APPLICATIONS ON FPGA-BASED CLUSTERS</b>	<b>495</b>
<i>Qiang Liu, Tim Todman, Kuen Hung Tsoi and Wayne Luk</i>	
<b>A 64-CONTEXT MEMS OPTICALLY RECONFIGURABLE GATE ARRAY</b>	<b>499</b>
<i>Yuichiro Yamaji and Minoru Watanabe</i>	
<b>MINIMALISTIC ARCHITECTURE FOR RECONFIGURABLE AUDIO BEAMFORMING</b>	<b>503</b>
<i>Dimitris Theodoropoulos, Georgi Kuzmanov and Georgi Gaydadjiev</i>	

### **Design Competition**

<b>FPGA IMPLEMENTATION OF A STRONG REVERSI PLAYER</b>	<b>507</b>
<i>Javier Olivito, Carlos Gonz'alez, Javier Resano</i>	
<b>OTHELLO SOLVER BASED ON A SOFT-CORE MIMD PROCESSOR ARRAY</b>	<b>511</b>
<i>Takayuki Mabuchi, Takahiro Watanabe, Retsu Moriwaki, Yuji Aoyama, Amarjargal Gundjalum, Yuichiro Yamaji, Hironari Nakada, Minoru Watanabe</i>	
<b>CARLOTHELLO : AN FPGA-BASED MONTE CARLO OTHELLO PLAYER</b>	<b>515</b>
<i>Miltiadis Smerdis, Pavlos Malakonakis, Apostolos Dollas</i>	