# **2010 International SoC Design Conference**

# (ISOCC 2010)

# Incheon, South Korea 22 – 23 November 2010



IEEE Catalog Number: ISBN:

CFP1069E-PRT 978-1-4244-8633-5



Foreword ·····i
Message From Technical Program Committee Chair
Invitation to ISOCC 2011 ······iv
Committee ······v
Time Table xiii
Keynote Speeches ·······xv
Keynote Speech 1 High performance and low power SoC Design for IT convergence – making the impossible, possible Mr. Keith Clarke (ARM Ltd., UK) ···································
Keynote Speech 2 Low Power Design Methodology: Past, Now and Future Dr. Qi Wang (Cadence Design Systems, USA)
Plenary Speeches ······xvii
Plenary Speech 1         Green and Smarter Semiconductor for Future Mobiles         Dr. Seung Ho Hwang (Samsung Electronics, Korea)         Plenary Speech 2         Dependable System against PVT and Aging Employing Self-Synchronous Operation
Prof. Makoto Ikeda (University of Tokyo, Japan)
Invited Speeches
Invited Speech 1 Bioanalytic Techniques with Silicon Chips for Human Healthcare Prof. Donhee Ham (Harvard University, USA) ····································



# Noise Management and Reliability Enhancement Techniques for Gigascale SoC

14:15 – 15:45 Monday, November 22, 2010 Room 104 Special Session

Organizer: Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong) Chair: Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong)

#### **Overview**

Various noise and reliability enhancement techniques are presented in this session. A methodology for the analysis and mitigation of noise in large scale heterogeneous SoC is described in the first paper. A new power gating technique applicable to memory circuits for implementing a low leakage data retention sleep mode with enhanced noise margins is proposed in the second paper. The noise mitigating effect of forward body bias in MTCMOS circuits is discussed in the third paper. Design of ultra wideband transceiver and receiver circuits for electrostatic discharge protection are presented in the fourth paper. Tradeoffs between longer battery lifetime and higher noise margins in communications circuits used for wireless devices are reviewed in the fifth paper. Various techniques for the attenuation of narrow-band interference in spread-spectrum wireless communications systems are discussed. Finally, techniques to enhance the reliability of circuits subject to electrical fast transient events are described in the sixth paper of the session.

Xin Wang <sup>(1)</sup> , Lin Lin <sup>(1)</sup> , He Tang <sup>(1)</sup> , Jian Liu <sup>(1)</sup> , Qiang Fang <sup>(1)</sup> , Hui Zhao <sup>(1)</sup> , Albert Wang <sup>(1)</sup> , Zitao
Shi <sup>(2)</sup> , Yuhua Cheng <sup>(2)</sup> , Bo Qin <sup>(3)</sup> , Li-Wu Yang <sup>(5)</sup> , Jun He <sup>(6)</sup> , S. Q. Fan <sup>(4)</sup> , X. Guan <sup>(4)</sup> and B. Zhao <sup>(4)</sup>
<sup>(1)</sup> University of California, Riverside, USA
<sup>(2)</sup> Peking University, China
<sup>(3)</sup> CitrusCom Semiconductor, China
<sup>(4)</sup> Fairchild Semiconductor, USA
<sup>(5)</sup> SMIC, China
<sup>(6)</sup> GSMC, China
[s1-5] Noise Reduction Communications Circuits
Michael A. Soderstrand
University of California, Davis, USA 17
[S1-6] Impact of Low-Doped Substrate Areas on the Reliability of Circuits Subject to
EFT Events
Radu Secareanu, Olin Hartin, Jim Feddeler, Richard Moseley, John Shepherd, Bertrand Vrignon,
JianYang, Qiang Li, Hongwei Zhao, Waley Li, Linpeng Wei, Richard Wang, Dan Blomberg and
Patrice Parris
Freescale Semiconductor Inc., USA

Image Sensor	and ISP
--------------	---------

14:15 – 15:30 Monday, November 22, 2010 Room 102

Special Session

Organizer: Tae-Chan Kim (Samsung Electronics, Korea)

Chair: Tae-Chan Kim (Samsung Electronics, Korea)

#### **Overview**

Digital photos and videos have become more and more popular in our daily life. Therefore, Digital camera products, especially general digital cameras such as DSLRs, digital still cameras, cell phones and webcams, and in addition other applications such as surveillance, automotive, medical, etc., have grown explosively. Such trend incentivizes the development of image sensors with smaller pixel, lower power and higher speed as well as better image quality. Recently, 3-D camera technologies such as stereo type and depth cameras are being widely developed and high-sensitive cameras using white pixel, near IR pixel, wide dynamic range and low-noise techniques are also gaining great popularity. To reflect the trend, this session presents these up-to-dated technologies on image sensor and image signal processor (ISP). A total of 5 papers include analog circuit design for CMOS image sensor and image processing techniques for enhancement of image quality. In paper [S2-1], CMOS Image Sensor (CIS) for VGA is presented. It has 11-bit column parallel single-slope ADCs which offers a significantly lower noise. In paper [S2-2], a novel image noise reduction filter is developed in wavelet domain. The correlations of intensity and anisotropy of wavelet coefficients in different sub-bands and scales are utilized as features to separate signal from random noise by dynamic thresholding. In paper [S2-3], a weighted adaptive image defogging method by extracting features in the RGB color channels is presented. It can overcome the problem of local color distortion, which is known to be the limitations of existing defogging techniques. In paper [S2-4], new framework is proposed for upsampling the resolution of depth maps that jointly uses Gaussians of spatial and depth differences of low resolution depth map. Finally paper [S2-5] presents an efficient image fusion of the visible range (VR) and infrared range (IR) images for image enhancement in digital still camera.

Session 3		
	Emerging Technologies	
	14:15 – 15:15 Monday, November 22, 2010	Room 107
	Re	egular Session
	Chair: Hyeon-Min Bae (KA	AIST, Korea)
[S3-1] Nerual Signal Re	corder with Tunable Gain Amplifier using Low	
Transconductance	e OTA	
Dae Hoon Na and Ta		
Yonsei University, K	Korea	
[S3-2] Performance Max	ximization of 3D-Stacked Cache Memory on DVFS-ena	abled
Processor		
	pil Jung and Chong-Min Kyung	
[S3-3] A Novel Dead-tim	ne Generation Method of Clock generator for Resonant	Power
Transfer System SeongWha Hong <sup>(1)</sup> , I <sup>(1)</sup> Konkuk University	Hong-Jin Kim <sup>(1)</sup> , Kang-Yoon Lee <sup>(1)</sup> , Jeongin Cheon <sup>(2)</sup> and DaeHoo /, Korea	n Han <sup>(2)</sup>

<sup>(2)</sup> Samsung Electro-Mechanics, Korea 51
--

Session 4 Embedded Memories	
14:15 – 15:15 Monday, November 22, 2010 Roo	m 110
Regular Se	ssion
Chair: Byeong Kil Lee (University of Texas, San Antonio,	JSA)
[S4–1] An Area Efficient Programmable Built-In Self-Test for Embedded Memories Using an Extended Address Counter Kihyun Park, Joohwan Lee and Sungho Kang Yonsei University, Korea	59
[S4–2] Using Dynamic Voltage Scaling for Energy-Efficient Flash-based Storage	
Devices Sungjin Lee and Jihong Kim Seoul National University, Korea [S4–3] DCT-based Scheme to Accelerate Multimedia Search in NAND Flash Memorie Shruti Vyas, Aswin Sreedhar and Sandip Kundu University of Massachusetts, Amherst, USA	es

Session 5	Behavioral and System-Level Synthesis	
	17:00 – 18:00 Monday, November 22, 2010	Room 104
	Sp	ecial Session
	Organizer: Hiroyuki Tomiyama (Ritsumeikan Univer	rsity, Japan)
	Chair: Hiroyuki Tomiyama (Ritsumeikan Univer	rsity, Japan)

#### **Overview**

Automatic synthesis from abstract models/descriptions is the key for designing complex SoCs in short time. This special session presents several state-of-the-art methodologies on behavioral and system-level synthesis. The topics include high-level synthesis from C and MATLAB/Simulink, processor synthesis and MPSoC design space exploration.

```
[S5-1] Towards Practical High-Level Synthesis From Large Behavioral Descriptions
Yuko Hara-Azumi<sup>(1)(2)(3)</sup>, Toshinobu Matsuba<sup>(2)</sup>, Hiroyuki Tomiyama<sup>(3)</sup>, Shinya Honda<sup>(2)</sup>, Hiroaki
Takada<sup>(2)</sup> and Nikil Dutt<sup>(1)</sup>
<sup>(1)</sup>University of California, Irvine, USA
```

#### 2010 International SoC Design Conference

<sup>(2)</sup> Nagoya University, Japan
<sup>(3)</sup> Ritsumeikan University, Japan ······ 71
[S5-2] Generation of Application-domain Specific Instruction-set Processors
Yoshinori Takeuchi, Keishi Sakanushi and Masaharu Imai Osaka University, Japan75
[s5-3] Advanced SystemBuilder: A Tool Set for Multiprocessor Design Space
Exploration Seiya Shibata <sup>(1) (2)</sup> , Shinya Honda <sup>(1)</sup> , Hiroyuki Tomiyama <sup>(3)</sup> and Hiroaki Takada <sup>(1)</sup> <sup>(1)</sup> Nagoya University, Japan <sup>(2)</sup> Japan Society for the Promotion of Science, Japan <sup>(3)</sup> Ritsumeikan University, Japan 79
[S5-4] Model-based SoC design using ESL environment Dai Araki <sup>(1)</sup> , Atsushi Nakamura <sup>(1)</sup> , Masayuki Miyama <sup>(2)</sup> <sup>(1)</sup> InterDesign Technologies Inc. , Japan <sup>(2)</sup> Kanazawa University, Japan

# Session 6

Methodology and Design for Multimedia and Communication SoCs

17:00 – 18:30 Monday, November 22, 2010	Room 102
	Special Session
Organizer: Yeong-Kang Lai (National Chung Hsing Univ	versity, Taiwan)
Chair: Yeong-Kang Lai (National Chung Hsing Univ	versity, Taiwan)

#### **Overview**

With the recent advances in VLSI technology, the SoC design for multimedia and communication applications appears possible. Several key technologies will be introduced in this special session. The technology scope covers the high definition multi-view video encoder, the hybrid full system simulation platform, the high definition camera and camcorder system, the MIMO-OFDM System, the synthesizable AXI protocol checker, and the multi-standard video decoder. In addition, these papers also employ two architecture approaches to implement the multimedia and communication algorithms. One is to use dedicated architectures. The architectures offer a high performance processing capability, but take considerable time and effort to fabricate and test. Thus, they have less flexibility. The other is to use reconfigurable/programmable architectures. Their main advantages are function flexibility and multiprocessing capability. However, the performance is not enough high due to complex architectures. In this special session, we will also introduce these two design methodologies for SoC design.

[S6-1] System Scheduling Analysis for High Definition Multiview Video Encoder	
Pei-Kuei Tsung, Li-Fu Ding, Wei-Yin Chen, Tzu-Der Chuang, Shao-Yi Chien and Liang-Gee	
Chen	
National Taiwan University, Taiwan	7

[s6-2] A Synchronization Profiler for Hybrid Full System Simulation Platform
Kuan-Chung Chen and Chung-Ho Chen National Cheng Kung University, Taiwan91
[S6-3] Coarse-grained Reconfigurable Image Stream Processor Architecture for
High-Definition Cameras and Camcorders Teng-Yuan Cheng, Tsung-Huang Chen, Jason C. Chen and Shao-Yi Chien National Taiwan University, Taiwan
[S6-4] Implementation of Channel Estimation for MIMO-OFDM Systems
Chih-Hung Lin <sup>(1)</sup> , Robert Chen-Hao Chang <sup>(1)</sup> , Kuang-Hao Lin <sup>(2)</sup> and Yang-Yu Lin <sup>(1)</sup> <sup>(1)</sup> National Chung Hsing University, Taiwan <sup>(2)</sup> National Chin-Yi University, Taiwan
[S6-5] A Synthesizable AXI Protocol Checker for SoC Integration
Chien-Hung Chen, Jiun-Cheng Ju and Ing-Jer Huang National Sun Yat-Sen University, Taiwan 103
[s6-6] Design and Implementation of Reconfigurable IDCT Architecture for
Multi-Standard Video Decoders
Yu-Fan Lai and Yeong-Kang Lai
National Chung Hsing University, Taiwan

# Low Power Design Techniques

17:00 – 18:15 Monday, November 22, 2010 Room 107 Regular Session

Chair: Sungroh Yoon (Korea University, Korea)

[S7-1] Novel Soft Error Hardening Design of Nanoscale CMOS Latch	
Haiqing Nan and Ken Choi Illinois Institute of Technology, USA ·····	111
[s7-2] Novel Ternary Logic Design Based on CNFET	
Haiqing Nan and Ken Choi Illinois Institute of Technology, USA	115
[S7-3] A Novel Leakage Power Reduction Technique for CMOS Circuit Design	
Jae Woong Chun and C. Y. Roger Chen Syracuse University, USA	119
[57-4] Dual Loop Hardened Latch Circuit for Low Power Application	
Sandeep Sriram, Haiqing Nan and Ken Choi Illinois Institute of Technology, USA	123
[S7–5] A 160MHz 4-bit Pipeline Multiplier Using Charge Recovery Logic Technology	
Yimeng Zhang, Leona Okamura, Nan Wang and Tsutomu Yoshihara Waseda University, Japan	127

Session 8
Communication & Multimedia SoCs
17:00 – 18:15 Monday, November 22, 2010 Room 110
Regular Session
Chair: Sang Hoon Hong (Kyung Hee University, Korea)
[S8-1] Design of Weighted Interpolation Circuit Using Supplementary Filter Chang-Ha Jeon <sup>(1)</sup> , Jae-Kyung Lee <sup>(1)</sup> , Dong-Hyun Seo <sup>(1)</sup> , Jeong-Hun Kim <sup>(1)</sup> , Jin-Gyun Chung <sup>(1)</sup> and Chul-Dong Lee <sup>(2)</sup> <sup>(1)</sup> Chonbuk National University, Korea <sup>(2)</sup> Korea Electronics Technology Institute, Korea
[s8-2] Low-complexity Design of PHY/MAC Modem Processor for WiMedia UWB
Systems Sangmin Lee, Taewook Chung, Kilhwan Kim, Chulho Chung, Youngmin Jung and Jaeseok Kim Yonsei University, Korea 135
[S8-3] Novel IME Instructions and Their Hardware Architecture for ME ASIP
Hee Kwan Eun, Sung Jo Hwang and Myung Hoon Sunwoo Ajou University, Korea
[S8-4] Low Power Implementation of MDCT/IMDCT for MP3 Audio Decoder Hi-Seok Kim <sup>(1)</sup> , Sea-Ho Kim <sup>(1)</sup> , Ki-Soek Chung <sup>(2)</sup> and Tae-Hee Han <sup>(3)</sup> <sup>(1)</sup> Cheongju University, Korea <sup>(2)</sup> Hanyang University, Korea <sup>(3)</sup> Sungkyunkwan University, Korea····································
[s8-5] A Sync Processor with Noise Robustness for 3DTV Active Shutter Glasses
Daejin Park <sup>(1)</sup> , Tag Gon Kim <sup>(1)</sup> , Changmin Kim <sup>(2)</sup> and Sungho Kwak <sup>(2)</sup> <sup>(1)</sup> KAIST, Korea
<sup>(2)</sup> ABOV Semiconductor Co. , Korea

New Horizons in SoC and ASIC Design

09:45 – 11:00 Tuesday, November 23, 2010 Room 104

Special Session

Organizer: Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong)

Chair: Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong)

#### **Overview**

Novel techniques for enhanced performance and power efficiency in application specific integrated circuits (ASICs) and systems-on-chips are presented in this session. Potential power and speed advantages and adoptability challenges of pulsed latches in ASICs are discussed in the first paper. The idea of using selectively patterned masks and different types of tiles to lower the area and delay of structured ASICs is explored in the second paper. Seven-transistor static memory cells are presented in the third paper for providing enhanced data stability with a UMC 80nm

multi-threshold-voltage CMOS technology. A detailed analysis of rare events with statistical blockade approach and Monte Carlo simulation is presented in the fourth paper. Finally, a quantitative design methodology for capacitive interpolated flash analog to digital converters is presented in the fifth paper of the session.

[S9-1] Pulsed-Latch Circuits to Push the Envelope of ASIC Design Seungwhun Paik and Youngsoo Shin KAIST, Korea 150
[S9-2] Selectively Patterned Masks: Beyond Structured ASIC
Donkyu Baek, Insup Shin, Seungwhun Paik and Youngsoo Shin KAIST, Korea
[S9–3] Data Stability Enhancement Techniques for Nanoscale Memory Circuits: 7T
Memory Design Tradeoffs and Options in 80nm UMC CMOS Technology Hong Zhu and Volkan Kursun
The Hong Kong University of Science and Technology, Hong Kong
[S9-4] Algorithms for Rare Event Analysis in Nano-CMOS Circuits Using Statistical
Blockade
Luo Sun <sup>(1)</sup> , Jimson Mathew <sup>(1)</sup> , Dhiraj K. Pradhan <sup>(1)</sup> , Saraju P. Mohanty <sup>(2)</sup> <sup>(1)</sup> University of Bristol, Bristol, UK <sup>(2)</sup> University of North Texas, Denton, USA
[s9–5] Capacitive Interpolated Flash ADC Design Technique
He Tang <sup>(1)</sup> , Hui Zhao <sup>(1)</sup> , Xin Wang <sup>(1)</sup> , Lin Lin <sup>(1)</sup> , Qiang Fang <sup>(1)</sup> , Jian Liu <sup>(1)</sup> , Albert Wang <sup>(1)</sup> , Siqiang Fan <sup>(2)</sup> , Bin Zhao <sup>(2)</sup> , Zitao Shi <sup>(3)</sup> and Yuhua Cheng <sup>(3)</sup> <sup>(1)</sup> University of California, Riverside, USA <sup>(2)</sup> Fairchild Semiconductor, Inc. , USA <sup>(3)</sup> Peking University, Beijing, China 166

Session 10

**Microprocessor and DSP Architectures** 

09:45 – 11:15 Tuesday, November 23, 2010

**Regular Session** 

Room 102

Chair: Byeong Kil Lee (University of Texas, San Antonio, USA)

[S10–1] Fast Custom Instruction Generation under Area Constraint Di Wu, Imyong Lee and Kiyoung Choi Seoul National University, Korea 170
[S10-2] A Simplified Flow for Synthesizing Digital FIR Filters Based on Common
Subexpression Elimination
Yu-Chi Tsao and Ken Choi Illinois Institute of Technology, USA
[S10-3] VLIW processor for H.264: Integer transform and Quantization
Jinyong Lee, Seungjun Yang, Sanghyun Park, Ingoo Heo and Yunheung Paek Seoul National University, Korea 178

[S10-5] An ASIP Approach for Motion Estimation Reusing Resources for H	1.264 Intra
Prediction	
Ingoo Heo, Sanghyun Park, Jinyong Lee and Yunheung Paek	
Seoul National University, Korea	
[S10-6] Effective Workload Reduction for Early-stage Power Estimation	

-	, ,
Satish Raghunath and Byeong Kil Lee	
The University of Texas at San Antonio,	USA

**Analog and Mixed-Signal Circuits 1** 

09:45 – 10:45 Tuesday, November 23, 2010 Room 107 Regular Session

Chair: Gil Cho Ahn (Sogang University, Korea)

[S11-1] A Low Noise 65nm 1.2V 7-bit 1GSPS CMOS Folding A/D Converter with a
Digital Self-Calibration Technique Donggwi Choi, Dasom Kim, Kyuik Cho, Daeyun Kim and Minkyu Song Dongguk University, Korea
[S11-2] A 6b 1.4GS/s 11.9mW 0.11mm2 65nm CMOS DAC With a 2-D INL Bounded
Switching Scheme YiGi Kwon <sup>(1)</sup> , Seung-Hoon Lee <sup>(1)</sup> , Young-Deuk Jeon <sup>(2)</sup> and Jong-Kee Kwon <sup>(2)</sup> <sup>(1)</sup> Sogang University, Korea <sup>(2)</sup> ETRI, Korea
[S11-3] Pico-Second Time Interval Amplification
Chin-Hsin Lin and Marek Syrzycki Simon Fraser University, Canada20
[S11-4] Design and Optimization of Hybrid Decoupling Scheme for Charge Pump
Circuit in Non-volatile Memory Application Mengshu Huang, Leona Okamura and Tsutomu Yoshihara Waseda University, Japan

Session 12	SoC Testing & Signal Integrity	
	09:45 – 11:00 Tuesday, November 23, 2010	Room 110
		Regular Session
	Chair: Tae Hee Han (Sungkyunkwan Uni	iversity, Korea)

[S12–1] FiX-Compact: A New X-Tolerant Response Compaction Scheme for Fixed Unknown Logic Values

#### 2010 International SoC Design Conference

Jaeseok Park and Sungho Kang Yonsei University, Korea 209
[S12-2] Experimental Via Characterization for the Signal Integrity Verification of
Discontinuous Interconnect Line Hyewon Kim, Dongchul Kim and Yungseon Eo Hanyang University, Korea 213
[S12-3] A New Scan Slice Encoding Scheme with Flexible Code for Test Data
Compression Keun-Soo Lee, Hyuntae Park, Hyeonuk Son and Sungho Kang Yonsei University, Korea 217
[S12-4] Efficient Eye Diagram Determination of Strongly Coupled Lines for Differential
Signals Dongchul Kim, Hyewon Kim and Yungseon Eo Hanyang University, Korea
[S12–5] Enhenced Redundancy Analysis for Memories Using Geometric Faults Based
Search Tree Wooheon Kang, Hyungjun Cho and Sungho Kang Yonsei University, Korea

<u> </u>	00	oi	$\mathbf{a}$	n	1	-2	
0	es	51	U			$\mathbf{J}$	

# Low Power Design for Electronic System

13:45 – 15:00 Tuesday, November 23, 2010 Room 104 Special Session Organizer: Satoshi Goto (Waseda University, Japan) Chair: Satoshi Goto (Waseda University, Japan)

Co-Chair: Jong-Wha Chong (Hanyang University, Japan)

#### **Overview**

The growing classes of personal multimedia devices (mobile phone or digital camera) as well as imaging systems and multimedia communication systems, that demand real-time processing and compression techniques with low power consumption, becomes a driving force for developing low power electronic system. This special session focuses on advanced low power technologies from system level to device level. Since the different kinds of applications results in diversity in video contents, the techniques are designed according to pursue the best trade-off between the power consumption and processing performance. Algorithm together with hardware implementation schemes have to be selectively introduced.

[S13-1] Low Power Parallel Encoding System for Video Surveillance Applications	[S13-1] Low Power Parallel	Encoding Syster	m for Video Sur	veillance Applications
--	----------------------------	-----------------	-----------------	------------------------

Xin Jin, Kun Ba and Satoshi Goto

[S13-2] Peak Power Reduction Methodology for Multi-Core Systems BongKi Lee, Jaehwan Kim, Yeuncheul Jeung and Jongwha Chong

Hanyang University, Korea	233
[S13-3] ROI based Complexity Reduction Algorithm for H.264 Encoder	
Tianruo Zhang, Xin Jin, Chen Liu, Minghui Wang and Satoshi Goto Waseda University, Japan	236
[S13-4] Lifetime Maximization of Mobile Wireless Camera System	
Giwon Kim, Jungsoo Kim, Tae-Rim Kim and Chong-Min Kyung KAIST, Korea	240
[S13-5] Interactive partial video decoding for viewing resolution adaptation	
Chen Liu, Xin Jin, Tianruo Zhang and Satoshi Goto Waseda University, Japan	244

**Emerging CMOS Device and Circuit Technologies** 

13:45 – 15:15 Tuesday, November 23, 2010 Room 102 Special Session

Organizer: Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong) Chair: Volkan Kursun (Hong Kong University of Science and Technology, Hong Kong)

#### **Overview**

Technology scaling challenges, novel nanodevices, and nanomaterials are presented in this session. Feasibility of one-dimensional nanomaterials as a building block of electronic and optoelectronic devices is explored in the first paper. Large scale assembly of inorganic one-dimensional materials forming a variety of functional electronic and optoelectronic devices, such as field-effect transistors, Schottky diodes, and photodiodes is demonstrated. A tunneling magnetoresistance device is introduced and potential applications of this new spintronic device in SoC design are discussed in the second paper. Technology and circuit level challenges for scaling multi-gate transistors into sub-22 nm regime are discussed in the third paper. Electrical characteristics of P-type carbon nanotube MOSFETs are explored in the fourth paper. Optimum 16nm P-type carbon nanotube device profiles are presented for achieving high-speed, area efficient, and manufacturable integrated circuits. Finally, behavior of drain extended n-channel MOSFETs and various other nanoscale devices under electrostatic discharge stress are evaluated in the fifth and sixth papers, respectively.

S14–1] Heterogeneous Integration of 1-D Nanomaterials for Electronic Circuitry
Yun-ze Long, Johnny C. Ho, Zhiyong Fan Hong Kong University, Hong Kong······248
S14–2] Applications of TMR Devices in Solid State Circuits and Systems
Yiran Chen <sup>(1)</sup> , Hai Li <sup>(2)</sup> , Xiaobin Wang <sup>(3)</sup> and Jongsun Park <sup>(4)</sup>
<sup>(1)</sup> University of Pittsburgh, Pittsburgh, USA
<sup>(2)</sup> Polytechnic Institute of New York University, Brooklyn, USA
<sup>(3)</sup> Seagate Technology, USA
<sup>(4)</sup> Korea University, Korea ······ 252

[S14-3] Alternate Scaling Strategies for Multi-Gate FETs for High-Performance and
Low-Power Applications
Angada B. Sachid, Maryam Shojaei Baghini, Dinesh K. Sharma and V. Ramgopal Rao Indian Institute of Technology Bombay, India
[S14-4] 16 nm P-type Carbon Nanotube MOSFET Device Profile Optimization for
High-Speed
Yanan Sun and Volkan Kursun
The Hong Kong University of Science and Technology, Hong Kong 260
[S14-5] On the Transient Behavior of Various Drain Extended MOS Devices Under the
ESD Stress Condition
Mayank Shrivastava <sup>(1)</sup> , Harald Gossner <sup>(2)</sup> , Maryam Shojaei Baghini <sup>(1)</sup> and V. Ramgopal Rao <sup>(1)</sup> <sup>(1)</sup> Indian Institute of Technology-Bombay, India <sup>(2)</sup> Infineon Technologies, Germany
[S14-6] 3D TCAD Based Approach for the Evaluation of Nanoscale Devices During
ESD Failure
Mayank Shrivastava <sup>(1)</sup> , Harald Gossner <sup>(2)</sup> , Maryam Shojaei Baghini <sup>(1)</sup> and V. Ramgopal Rao <sup>(1)</sup> (1)Indian Institute of Technology-Bombay, India
<sup>(2)</sup> Infineon Technologies, Germany 268

Analog and Mixed-Signal Circuits 2

13:45 – 15:00 Tuesday, November 23, 2010 Room 107

Regular Session

Chair: Kang-Yoon Lee (Konkuk University, Korea)

[S15-1] A Robust Pulse Delay Circuit Utilizing a Differential Buffer Ring Jaehyun Jeong, Tetsuya Iizuka, Toru Nakura, Makoto Ikeda and Kunihiro Asada University of Tokyo, Japan 272
[S15-2] An All Digital Time Amplifier with Interpolation Scheme for Low Gain Variation
Debashis Dhar, Young-Ho Kwak, Inwha Jung and Chulwoo Kim Korea University, Korea
[S15-3] A 5.6 GHz LC Digitally Controlled Oscillator with High Frequency Resolution
using Novel Quadruple Resolution Varactor Anil Kavala, Deok-Soo Kim, Sungchun Jang and Deog-Kyoon Jeong Seoul National University, Korea 279
[S15-4] A 1.6V ΔΣ ADC for Digital Electret Microphone Sejin Yoo <sup>(1)</sup> , Gwangyol Noh <sup>(1)</sup> , Kwangsoo Kim <sup>(1)</sup> , Gil-Cho Ahn <sup>(1)</sup> , Jun-Seok Lee <sup>(2)</sup> , Jong-Muk Lee <sup>(2)</sup> and Il Hyun Choi <sup>(2)</sup> <sup>(1)</sup> Sogang University, Korea <sup>(2)</sup> Siliconfile Technologies Inc., Korea
[S15–5] A Design of Transceiver for 13.56 MHz RFID Reader using the Peak Detector with Automatic Reference Voltage Generator and Voltage Limiter
JuSeong Kim, Chul Nam and Kang-Yoon Lee Konkuk University, Korea

Session 16 SoC Design Methodology 1	
13:45 – 15:00 Tuesday, November 23, 201	0 Room 110
	Regular Sessior
Chair: Yungseon Eo (Hanyang U	Jniversity, Korea
[S16-1] Thermal-Aware Resource Rebinding Algorithm for Timing Optimiza	tion in 3D IC
Designs	
Pilok Lim and Taewhan Kim	
Seoul National University, Korea	
[S16-2] X-Architecture Zero-Skew Clock Tree Construction with Performan	ce and DFM
Considerations	
Chia-Chun Tsai <sup>(1)</sup> , Chung-Chieh Kuo <sup>(2)</sup> , Feng-Tzu Hsu <sup>(2)</sup> , Lin-Jeng Gu <sup>(2)</sup> and Tron <sup>(1)</sup> Nanhua University, Taiwan	-
<sup>(2)</sup> National Taipei University of Technology, Taiwan	
[S16-3] Buffer Optimal Static Scheduling with a Throughput Constraint for S	Synchronous
Dataflow Applications on Multiprocessor	
Tae-ho Shin <sup>(1)</sup> , Hyunok Oh <sup>(2)</sup> and Soonhoi Ha <sup>(1)</sup>	
<sup>(1)</sup> Seoul National University, Korea <sup>(2)</sup> Hanyang University, Korea	200
[S16-4] Web-Based CAD Framework for Low Cost SoC Design Prototyping	9
Taewan Kim <sup>(1)</sup> , Sang Hoon Hong <sup>(1)</sup> , Yunmo Chung <sup>(1)</sup> and Inhag Park <sup>(2)</sup> <sup>(1)</sup> Kyung Hee University, Korea	
<sup>(2)</sup> System Centroid Inc., Korea	
[S16-5] Towards Efficient On-chip Sensor Interconnect Architecture for Mul	
Processors	
Bharath Phanibhushana, Priyamvada Vijayakumar, Prasad Shabadi, Gayatri Prabh	u and Sandip
Kundu	•
University of Massachusetts, Amherst, USA	

# Design for Noise Tolerance, Error Correction and Energy Efficiency in CMOS VLSI Circuits and Systems

15:30 - 16:45 Tuesday, November 23, 2010 Room 104 Special Session Organizer: Kiat Seng YEO (Nanyang Technological University, Singapore)

Chair: Kiat Seng YEO (Nanyang Technological University, Singapore)

# **Overview**

As technology nodes approach the sub-100nm regime, statistical behaviors such as noise, parametric variations, defects, dopant concentrations and tunneling effects, just to name a few, are

becoming more prominent. As a result, the nature of digital computation is shifting from deterministic to probabilistic VLSI design. This special session focuses on the challenges associated with the probabilistic nature and the reliability issues of scaled CMOS devices. The selected papers will cover from providing reliable computation in the presence of strong interference to building energy efficient digital blocks with probabilistic-based or hardware redundant methodologies. Paper [S17-1] proposes a new Differential Cascode Voltage Switch based Markov Random Field (MRF) logic design method, which offers substantial noise immunity improvement over the normal MRF logic circuits. Paper [S17-2] presents a feedback monitor scheme to significantly increase the reliability of SRAM cells. Paper [S17-3] describes a novel termination mechanism for LDPC-BCH decoding which leads to reduced parallelism, power and area consumption. Paper [S17-4] demonstrates a unique circuit technique to design a 32-bit error-tolerant adder. Unlike traditional circuit designs, the proposed adder can simultaneously give high speed and low power with good accuracy. Finally paper [S17-5] shows a Random Number Generator (RNG) with excellent statistical quality and low power consumption. The chip, which consists of a serial-to-parallel shift register, a 32-bit register and a pseudo random number generator module, is realized using a 180-nm CMOS process from Global Foundries.

[S17–1] Design of Probabilistic-Based Markov Random Field Logic Gates in 65nm
CMOS Technology Zhenghao Lu <sup>(1)</sup> , Xiao Peng Yu <sup>(2)</sup> and Kiat Seng Yeo <sup>(3)</sup> <sup>(1)</sup> Soochow University, China <sup>(2)</sup> Zhejiang University, China <sup>(3)</sup> Nanyang Technological University, Singapore
[S17-2] Leakage Reduction of Sub-55nm SRAM Based on a Feedback Monitor
Scheme for Standby Voltage Scaling Chen Wu <sup>(1)</sup> , Lijun Zhang <sup>(1)</sup> , Zhenghao Lu <sup>(1)</sup> , Yaqi Ma <sup>(2)</sup> and Jianbin Zheng <sup>(2)</sup> <sup>(1)</sup> Soochow University, Suzhou, China <sup>(2)</sup> Aicestar Technology Corp. , China 315
[S17-3] Reduced-complexity decoding of low-density parity check codes based on
adaptive convergence Jia-Ning Su <sup>(1)</sup> , Zhenghao Lu <sup>(1)</sup> , Xiaopeng Yu <sup>(2)</sup> and Yang Liu <sup>(3)</sup> <sup>(1)</sup> Soochow University, China <sup>(2)</sup> Zhejiang University, China <sup>(3)</sup> University of Electronics Science and Technology of China, China
[S17-4] Enhanced Low-Power High-Speed Adder For Error-Tolerant Application
Ning Zhu, Wang Ling Goh, Gang Wang and Kiat Seng Yeo Nanyang Technological University, Singapore
[S17–5] A Random Number Generator for Low Power Cryptographic Application
Jingjing Lan, Wang Ling Goh, Zhi Hui Kong and Kiat Seng Yeo Nanyang Technological University, Singapore

#### **Mixed Signal Circuits for Mobile Applications**

15:30 - 17:00 Tuesday, November 23, 2010

Room 102 Special Session

Organizer: Byeong-Ha Park (Samsung Electronics, Korea) Chair: Byeong-Ha Park (Samsung Electronics, Korea)

#### **Overview**

While digital circuits and systems have enjoyed benefits of scaling, analog circuits have not enjoyed the same benefits. Rather, ever-shrinking signal range and supply voltage, lower device gain, poor matching, and increased substrate noise all are conspiring to make analog design extremely challenging. This special session focuses on the challenges associated with high performance mixed-signal circuit design for mobile applications in deep-sub micron CMOS technologies. The selected papers cover a low power ultra-wideband RF transmitter, a high performance audio DAC, a high speed low-power data converter, a PLL-based clock generator, and power management units. Paper [S18-1] proposes an ultra-wideband (UWB) transmitter which adopts an automatic self-calibration technique to reduce sideband tones, achieving high performance and manufacturability with high-production yield. Paper [S18-2] presents a stereo audio DAC with ground-centered class-D headphone drivers adopting built-in self-calibration to minimize static power dissipation caused by DC offset voltage. Paper [S18-3] describes a 7b 1GS/s CMOS folding ADC which utilizes simple bootstrapped sampling switch and track-and-hold circuit, sequential amplifier settling method and low-power thermometer-to-binary encoder. Paper [S18-4] demonstrates a clock generator in a 32nm CMOS process with ultra-low power consumption and the operating capability under 1-V supply voltage. By adopting automatic frequency control and adaptive bandwidth architecture, the robustness over PVT is further enhanced. Paper [S18-5] shows a dual-mode DC-DC converter with automatic mode change control which reduces the inductor peak current during the transition between the pulse frequency modulation (PFM) and the pulse width modulation (PWM). Finally paper [S18-6] presents a temperature sensor which detects from -25°C to 125°C with 1°C resolution using the SAR type algorithm and software calibration.

[S18–1] An Ultra-Wideband Transmitter with Automatic Self-Calibration of Sideband
Rejection up to 9 GHz in 65nm CMOS
Byoungjoong Kang, Jounghyun Yim, Taewan Kim, Heeseon Shin, Sangsoo Ko, Won Ko, Inhyo Ryu, Sung-Gi Yang, Wooseung Choo and Byeong-Ha Park
Samsung Electronics, Korea
[S18-2] A Self-Calibration 103-dB SNR Stereo Audio DAC with True-GND Class-D
Headphone Drivers in 45nm CMOS
Yong-Hee Lee, Chun-Kyun Seok, Bong-Joo Kim, Seung-Bin You, Wang-Seup Yeum, Ho-Jin Park and Byeong-Ha Park
Samsung Electronics, Korea

# 2010 International SoC Design Conference

[S18-3] A 7b 1GS/s 60mW Folding ADC in 65nm CMOS
Jungho Lee, Michael B. Choi, Ho-Jin Park and Byeong-Ha Park Samsung Electronics, Korea
[S18-4] A Sub-1V, 1.6mW, 2.06GHz Clock Generator for Mobile SoC Applications in
32nm CMOS
Frank Jenlung Liu, Sehyung Jeon, Tae-Kwang Jang, Dohyung Kim, Jihyun Kim, Jaejin Park and Byeong-Ha Park
Samsung Electronics, Korea ······ 342
[S18–5] High Efficiency DC-DC Converter with Auto-mode Transition for Mobile SOC
Applications
Seungchul Shin, Donghun Heo, Hyungjong Ko and Byeongha Park Samsung Electronics, Korea
[S18-6] An Area Efficient Temperature Sensor with Software Calibration for Mobile
Application
Wonsuk Hwang, Seoungjae Yoo, Hyungjong Ko and Byeongha Park Samsung Electronics, Korea ······ 349

Session 19

**RF & Display** 

15:30 – 16:45 Tuesday, November 23, 2010 Room 107

**Regular Session** 

Chair: Sang-Woong Yoon (Kyung Hee University, Korea)

[S19–1] All MOS Transistors Bandgap Reference Using Chopper Stabilization
Technique
H. D. Roh, J. Roh and Duanquanzhen Q. Z. Duan Hanyang University, Korea 353
[S19–2] Motion Vector Smoothing for Motion-Compensated Frame Rate Up-Conversion
Dong-Gon Yoo, Suk-Ju Kang, Sung Kyu Lee and Young Hwan Kim POSTECH, Korea
[S19–3] Series-Biased CMOS Power Amplifiers Operating at High Voltage for 24 GHz
Radar Applications
Jong-Wook Lee and Jiafu Lin Kyung Hee University, Korea
[S19-4] A Transmitter with Different Output Timing to Compensate for the
Crosstalk-Induced Jitter of Coupled Microstrip Lines
Hae-Kang Jung, Soo-Min Lee, Jae-Yoon Sim and Hong-June Park POSTECH, Korea
[S19–5] DC-DC Converter for WLAN Power Amplifier
Trung Sinh Dang, Anh Dung Tran, Min-Young Cho and Sang-Woong Yoon Kyung Hee University, Korea

Session 20 SoC Design M	1ethodology 2
	15:30 – 16:45 Tuesday, November 23, 2010 Room 110
	Regular Session
(	Chair: Soonhoi Ha (Seoul National University, Korea)
[S20-1] Dynamic Thermal Management for S	, ,
Sudheendra K. Srivathsa, Vikram B. Suresh, F University of Massachusetts, Amherst, USA…	Pavan Panchapakeshan and Sandip Kundu 372
[S20-2] Bus Performance Exploration at CCA	and CA Levels on QEMU and
SystemC-based Virtual Platform	
Tse-Chen Yeh and Ming-Chao Chiang	
National Sun Yat-sen University, Taiwan	
[S20-3] On Run Time Task Graph Extraction	of SoC
Kunal Ganeshpure and Sandip Kundu	
University of Massachusetts, Amherst, USA…	
[S20-4] A MP-SoC Design Methodology for th	e Fast Prototyping of Embedded Image
Processing System	
Loic Sieler, Jean-Pierre Derutin and Alexis La	ndrault
B. Pascal University, France	
[S20-5] Hierarchical Routing Architectures in	Clustered 2D-Mesh Networks-on-Chip
Markus Winter, Steffen Prusseit and Gerhard	
Technische Universitat Dresden, Germany	388



08:45 – 09:45, 12:15 – 13:45 Tuesday, November 23, 2010 Lobby

Chair: Jinsang Kim (Kyung Hee University, Korea)

[PS-9] An Integrated Patch-Clamp Amplifier for Ultra-low Current Measurement on
Solid-State Nanopore Jungsuk Kim, Gang Wang, William B. Dunbar and Kenneth Pedrotti University of Santa Cruz, California, USA
[PS-10] A High-Performance Concatenated BCH Code and Its Hardware Architecture
for 100 Gb/s Long-haul Optical Communications Kihoon Lee and Hanho Lee Inha University, Korea 428
[PS-11] Design of an H.264 Decoder with Variable Pipeline and Smart Bus Arbiter
Chanho Lee and Seohoon Yang Soongsil University, Korea
[PS-12] MPW Implementation of Integer-pixel Motion Estimation Circuit for 1080HD
Video Encoder Gyun Park and Kyeongsoon Cho Hankuk University of Foreign Studies, Korea
[PS-13] Thermal Management via Task Scheduling for 3D NoC based Multi-Processor Han Wang <sup>(1)</sup> , Yuzhuo Fu <sup>(1)</sup> , Ting Liu <sup>(1)</sup> and Jiafang Wang <sup>(2)</sup> <sup>(1)</sup> Shanghai Jiaotong University, China <sup>(2)</sup> Hei Long Jiang University, China 440
[PS-14] Design of a Novel 8-Port Memory Cell Jian Chang <sup>(1)</sup> , K.L. Man <sup>(2)</sup> and Enggee Lim <sup>(2)</sup> <sup>(1)</sup> Texas Instuments, USA <sup>(2)</sup> Xian Jiaotong Liverpool University, China