

2010 IEEE Electrical Design of Advanced Package & Systems Symposium

(EDAPS 2010)

**Singapore
7 – 9 December 2010**



**IEEE Catalog Number: CFP10EDP-PRT
ISBN: 978-1-4244-9068-4**

TABLE OF CONTENTS

Electrothermal Investigation on Through Silicon Multi-Walled Carbon Nanotube Via Interconnects.....	1
<i>Jiang-Peng Cui, Xiao-Long Xu, Wen-Yan Yin</i>	
Concurrent Analysis of Self-Heating Effect and Thermal Stress in Partially Insulated Field Effect Transistors (PiFETs)	5
<i>Ming Yi, Wen-Yan Yin</i>	
IPD Broadband Balun Design for GSM Applications	9
<i>Kuan-Yu Chen, Bo-Xiang Fang, Hsiao-Hua Yeh</i>	
Jump the Q A Fast Jitter Tolerance Measurement Method Using Q-Statistical Modeldoc	13
<i>Esther Cheng, Joseph Kho, Yih Ling Tan, Wei Wei Lo, Man On Wong</i>	
Electrothermal Characterization of Carbon Nanotube Field Effect Transistors (CNTFETs).....	17
<i>Chuan-Jia Xing, Lei-Tao Liu, Wen-Yan Yin</i>	
Effective Interconnect Networks Design in CMOS 45 nm Circuits to Joint Reductions of XT and Delay for Transmission of Very High Speed Signals	21
<i>S. de Rivaz, A. Farcy, D. Deschacht, T. Lacrevez, B. Flechet</i>	
Design of a True Single-Phase-Clock Divider in 0.13μm CMOS	25
<i>Lei Wang, Yong-Zhong Xiong, San-Ming Hu, Teck-Guan Lim</i>	
High-Speed Electromagnetic Field Simulation by HIE-FDTD Method with GPGPU	29
<i>Masaki Unno, Hideki Asai</i>	
Application of ADE-LIM to Multiconductor Transmission Lines with Nonlinear Drivers and Terminations	33
<i>Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai</i>	
Wideband Bandpass Filter Design for D-Band Application	37
<i>Rui Li, Teck Guan Lim, Soon Wee Ho, Yong Zhong Xiong,</i>	
FdSPICE: A Parallel Simulation Technique for Lossy and Dispersive Interconnect Networks.....	41
<i>Jian Wang, Min Tang, Lizhuang Ma, Junfa Mao</i>	
Modeling and Analysis of Electrothermal Effects on Global ULSI Interconnects.....	45
<i>Xiaochun Li, Jialing Tong, Yan Shao, Junfa Mao</i>	
A 60 GHz Flip-chip Bandpass Filter in Standard CMOS Technology	49
<i>Debin Hou, Yong-Zhong Xiong, Ying-Ying Lim, Wang Ling Goh, Jiankang Li2, Teck Guan Lim, Wei Hong</i>	
Performance Analyse on Millimetre-Wave Bonding-Wire Interconnection.....	53
<i>Jiankang Li, Yong-Zhong Xiong, Sanming Hu, Wang Ling Goh, Debin Hou, Wen Wu</i>	
A Simple & Cost-Effective Novel Methodology for Predicting SSN System Performance for Different PCB Trace Lengths	57
<i>Chun Woot Ang, Wei Wei Lo, Man On Wong</i>	
A Tri-Band Filter Using Tri-Mode Stub-Loaded Resonators (SLRs)	61
<i>Qiang Yin, Lin-Sheng Wu, Liang Zhou, Wen-Yan Yin</i>	
A New Methodology for IC-Package Thermal Co-Analysis in 3D IC Environment.....	65
<i>Stephen H. Pan, Norman Chang, Ji Zheng</i>	
Design of TEM cell and high sensitive probe for EMI analysis of built-in Webcam module	69
<i>Han-Nien Lin, Chung-Wei Kuo, Jih-Min Liao, Jian-Li Dong</i>	
Origins of Electromagnetic Immunity Holes of Microcontrollers	73
<i>Tao Su, Thomas Steinecke, Markus Unger</i>	
Non-Uniform Currents on Vias and Their Effects in a Parallel-Plate Environment	77
<i>Sebastian Muller, Xiaomin Duan, Renato Rimolo-Donadio, Heinz-Dietrich Bruns, Christian Schuster</i>	
A Dual-Band Filter Using Stepped-Impedance Resonator (SIR) Embedded into Substrate Integrated Waveguide (SIW).....	81
<i>Lin- Sheng Wu, Jun- Fa Mao, Wen- Yan Yin, Yong- Xin Guo</i>	
Near-Field to Far-Field Prediction for High-Speed Board using an Empirical Approach.....	85
<i>Manish Oswal, Kye-Yak See, Weishan Soh, Weng Yew Chang, Lin Biao Wang, Wee Jin Koh, Hazel Low</i>	
Bandwidth and Density Reduction of Tabulated Data Using Causality Checking	89
<i>Brian Young</i>	
Study of Power/Ground Plane Separation on Radiated Emission Suppression	93
<i>Wei-Shan Soh, Weng-Yew Chang, Kye-Yak See, Manish Oswal, Wee-Jin Koh, Hazel Low</i>	
Area-I/O RDL Routing for Chip-Package Codesign Considering Regional Assignment	97
<i>Kun-Sheng Lin, Hsin-Wu Hsu, Ren-Jie Lee, Hung-Ming Chen</i>	
Conformal Shielding Investigation for SiP Modules.....	101
<i>Chun-Hsiang Huang, Chih-Ying Hsiao Chuen-De Wang, Tonny Chen, Liao Kuo-Hsien, Tzong-Lin Wu</i>	

High Speed DDR Interface Timing Closure	105
<i>Sreekanth Soman, Amit Brahme, Mahendrasing Patil</i>	
A Low-Cost High-Gain Antenna Array and Its Integration with Active Circuits	109
<i>Sanming Hu, Yong Zhong Xiong, Lei Wang, Debin Hou, Teck Guan Lim</i>	
Chip-package-board co-design for Complex System-on-Chip (SoC)	113
<i>Mahendrasing Patil, Amit Brahme, Michael Shust, Keven Coates, Shubhada Thatte, Sreekanth Soman, Kamal Kumar</i>	
RF Substrates Yield Improvement Using Package-Chip Co-Design and On-Chip Calibration	117
<i>Abhilash Goyal, Madhavan Swaminathan Abhijit Chatterjee</i>	
Chip Power Current Source Modeling Method Applicable To Arbitrary Data Patterns	121
<i>SangTae Han, Seunghyun Song, HarkByeong Park</i>	
Wideband Transitions for Wafer Level MEMS Packages	125
<i>Ying Ying Lim, Aibin Yu, Bangtao Chen</i>	
Controllable Slow-Wave Delay Line	130
<i>Jinglin Shi, Yong-Zhong Xiong, Sanming Hu, Lei Wang, Bo Zhang</i>	
Study of High Speed Interconnects of Multiple Dies Stack Structure with Through-Silicon-Via (TSV)	134
<i>Zhang Wenle, Khoo Yee Mong, Lim Teck Guan, Pinjala Damaruganath, Teo Keng Hwa, Zhang Xiaowu</i>	
Electrothermal Modelling of Through Silicon Via (TSV) Interconnects	138
<i>Xiao-Peng Wang, Wen-sheng Zhao, Wen-Yan Yin</i>	
Electrothermal Modeling of Coaxial Through Silicon Via (TSV) for Three-Dimensional ICs	142
<i>Wen-Sheng Zhao, Xiao-Peng Wang, Xiao-Long Xu, Wen-Yan Yin</i>	
Noise improvement of 3-5GHz CMOS UWB LNA	146
<i>Chia-Chien Li, Yi-Chen Chen, Jeng-Rern Yang</i>	
Stub Length Prediction for Back-Drilled Vias Using a Fast Via Tool	150
<i>Jianmin Zhang, Qinghua B. Chen, Hanfeng Wang, Jun Fan, Antonio Orlandi, James L. Drewniak</i>	
Comparing Flip-Chip and Wire-bond Package Effects on a Receiver Low-Noise Amplifier	154
<i>Kuan-Chung Lu, Tzyy-Sheng Hornng, Fu-Yi Han, Hung-Hsiang Cheng, Chi-Tsung Chiu, Chih-Pin Hung</i>	
Power Distribution TSVs induced Core Switching Noise	158
<i>Waqar Ahmad, Rajeev Kumar Kanth, Qiang Chen, Li-Rong Zheng, Hannu Tenhunen</i>	
Performance Enhancement of Degenerated Antenna System Due to External Digital Circuits	162
<i>Hee-do Kang</i>	
Power Noise Suppression Techniques using Spiral Resonator in High-Speed PCB	166
<i>Tong-Ho Chung</i>	
Evaluation of IBIS Modelling Techniques for Signal Integrity Simulations without and with Package Parasitics	170
<i>Yuancheng Ji, Koen Mouthaan, Neelakantam V. Venkatarayalu</i>	
NBPE:Neural Network Based Power Estimation Simulator for Specification Design	174
<i>Ligang Hou, Xiaohong Peng, Shuqin Geng, Jinhui Wang, Wuchen Wu</i>	
Recent Development of Via Models: Hybrid Circuit and Field Analysis	178
<i>Yao-Jiang Zhang, Jun Fan</i>	
Augmented EPA with Augmented EFIE Method for Packaging Analysis'	182
<i>Zuhui Ma, Lijun Jiang, Wengcho Chew, Maokun Li, Zhiguo Qian</i>	
Neural Network Techniques for Fast Parametric Modeling of Vias on Multilayered Circuit Packages	186
<i>Yazi Cao, Qi-Jun Zhang</i>	
Advanced Model Order Reduction Technique in Real-life IC/Package Design	190
<i>Zhen Peng, Yang Shao, Jin-Fa Lee</i>	
Hybrid Modeling and Analysis of Power Supply Noise Effects on Analog-to-Digital Converter considering Hierarchical PDNs	194
<i>Bumhee Bae, Yujeong Shim, Woojin Lee, Kyoungchoul Koo, Woojin Ahn, Joungho Kim</i>	
Design of a Miniaturized Balun Using Low Temperature Co-fired Ceramic Technology	198
<i>Jiang Wan-bing, Jin Long, Hu Ji-gang, Yang Shi-zhao</i>	
Design and Simulation of a Compact Novel LTCC Antenna for Integrated Bluetooth Applications	202
<i>Hu Ji-gang, Jin Long, Jiang Wan-bing, Yang Shi-zhao</i>	
Design of Toroidal Current Probe Embedded in Multi-layer Printed Circuit Boards for Electrostatic Discharge(ESD) Detection	206
<i>Hajin Sung, Eakhwan Song, Myounghoi Kim, Yujeong Shim, Sunkyu Kong, Jonghwa kwon,</i>	
Effect of Ground Plane Design for WLP with Signal Integrity Modeling and Analysis	210
<i>Glen Siew, Tee Tong Yan, Chen Haoyang, Serine Soh, Kim Jong Heon</i>	
On-Chip PDN Design Effects on 3D Stacked On-Chip PDN Impedance based on TSV Interconnection	214
<i>Jun So Pak1 Joohee Kim, Jonghyun Cho, Junho Lee, Hyungdong Lee, Kunwoo Park, Joungho Kim</i>	

Package Design for High-Speed SerDes	218
<i>Brian Young, Amarjit S Bhandal</i>	
Power Supply Noise Evaluation with On-chip Noise Monitoring for Various Decoupling Schemes of SiP	222
<i>Takafumi Okumura, Yoshiaki Oizono, Yoshitaka Nabeshima, Toshio Sudo</i>	
Author Index	