

2010 19th IEEE Asian Test Symposium

(ATS 2010)

**Shanghai, China
1 – 4 December 2010**



IEEE Catalog Number: CFP10067-PRT
ISBN: 978-1-4244-8841-4

2010 19th IEEE Asian Test Symposium

ATS 2010

Table of Contents

Message from the General Chair.....	xii
Message from the Program Co-chairs.....	xiii
Organizing Committee.....	xiv
Reviewers.....	xvii
Special Panel Session.....	xviii

1: Test Generation & Fault Simulation

Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level	3
<i>Michael A. Kochte, Christian G. Zoellin, Rafal Baranowski, Michael E. Imhof, Hans-Joachim Wunderlich, Nadereh Hatami, Stefano Di Carlo, and Paolo Prinetto</i>	
Jitter Characterization of Pseudo-random Bit Sequences Using Incoherent Sub-sampling	9
<i>Hyun Choi and Abhijit Chatterjee</i>	
FSimGP ² : An Efficient Fault Simulator with GPGPU	15
<i>Min Li and Michael S. Hsiao</i>	
A Quasi-best Random Testing	21
<i>Shiyi Xu and Peng Xu</i>	
Testing of Low-Cost Digital Microfluidic Biochips with Non-regular Array Layouts	27
<i>Yang Zhao and Krishnendu Chakrabarty</i>	
Derivation of Optimal Test Set for Detection of Multiple Missing-Gate Faults in Reversible Circuits	33
<i>Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, and Bhargab B. Bhattacharya</i>	
On Determining the Real Output Xs by SAT-Based Reasoning	39
<i>Melanie Elm, Michael A. Kochte, and Hans-Joachim Wunderlich</i>	

On Selection of Testable Paths with Specified Lengths for Faster-Than-At-Speed Testing	45
<i>Xiang Fu, Huawei Li, and Xiaowei Li</i>	
Design of DSP Virtual Machine Oriented All-Digital Simulation and Testing	49
<i>Chongwen Wang and Gangyi Ding</i>	
Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment	53
<i>M. H. Haghbayan, S. Karamati, F. Javaheri, and Z. Navabi</i>	

2: Software Testing and Reliability Model

Tackling the Path Explosion Problem in Symbolic Execution-Driven Test Generation for Programs	59
<i>Saparya Krishnamoorthy, Michael S. Hsiao, and Loganathan Lingappan</i>	
A Reliability Model for Object-Oriented Software	65
<i>Peng Xu and Shiyi Xu</i>	
A New Approach to Generating High Quality Test Cases	71
<i>Pan Liu and Huaikou Miao</i>	
A Study on Software Reliability Prediction Based on Transduction Inference	77
<i>Jungang Lou, Jianhui Jiang, Chunyan Shuai, and Ying Wu</i>	
Formula-Oriented Compositional Minimization in Model Checking	81
<i>Bowen Chen, Haihua Shen, and Wenhui Zhang</i>	

3: Failure Analysis/Fault Modeling

Variation-Aware Fault Modeling	87
<i>Fabian Hopsch, Bernd Becker, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich</i>	
Diagnosis of Multiple Physical Defects Using Logic Fault Models	94
<i>Xun Tang, Wu-Tung Cheng, Ruifeng Guo, and Sudhakar M. Reddy</i>	
A Memory Fault Simulator for Radiation-Induced Effects in SRAMs	100
<i>P. Rech, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, and L. Dilillo</i>	
On Soft Error Immunity of Sequential Circuits	106
<i>Dan Zhu, Tun Li, and Si-kun Li</i>	
Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem	111
<i>Debasis Mitra, Sarmishtha Ghoshal, Hafizur Rahaman, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya</i>	
P ² CLRAF: An Pre- and Post-Silicon Cooperated Circuit Lifetime Reliability Analysis Framework	117
<i>Song Jin, Yinhe Han, Huawei Li, and Xiaowei Li</i>	

4: Built-In Self-Test/Embedded Testing

A Low Cost Built-In Self-Test Circuit for High-Speed Source Synchronous Memory Interfaces	123
<i>Hyunjin Kim and Jacob A. Abraham</i>	
A Complete Logic BIST Technology with No Storage Requirement	129
<i>Wei-Cheng Lien and Kuen-Jong Lee</i>	
Built-In Self-Test for Capacitive MEMS Using a Charge Control Technique	135
<i>Iftekhar Ibne Basith, Nabeeh Kandalaft, and Rashid Rashidzadeh</i>	
Defect Coverage-Driven Window-Based Test Compression	141
<i>Xrysovalantis Kavousianos, Krishnendu Chakrabarty, Emmanouil Kalligeros, and Vasileios Tenentes</i>	
Controlling Peak Power Consumption for Scan Based Multiple Weighted Random BIST	147
<i>Hiroshi Yokoyama, Hideo Tamamoto, and Kewal K. Saluja</i>	
Parallel LFSR Reseeding with Selection Register for Mixed-Mode BIST	153
<i>Piyanart Kongtim and Taweesak Reungpeerakul</i>	
Efficient Embedding of Deterministic Test Data	159
<i>Mudassar Majeed, Daniel Ahlström, Urban Ingelsson, Gunnar Carlsson, and Erik Larsson</i>	
Test Data Reduction for BIST-Aided Scan Test Using Compatible Flip-Flops and Shifting Inverter Code	163
<i>Masashi Ishikawa, Hiroyuki Yotsuyanagi, and Masaki Hashizume</i>	
On-chip Jitter Measurement Using Vernier Ring Time-to-Digital Converter	167
<i>Jianjun Yu and Fa Foster Dai</i>	

5: DFX: Design for Testability, Reliability, Dependability...

Pattern Encodability Enhancements for Test Stimulus Decompressors	173
<i>Nader Alawadhi, Ozgur Sinanoglu, and Mohammed Al-Mulla</i>	
High Performance Compaction for Test Responses with Many Unknowns	179
<i>Thomas Rabenalt, Michael Richter, and Michael Goessel</i>	
Design-for-Test of Digitally-Assisted Analog IPs for Automotive SoCs	185
<i>Yizi Xing and Liquan Fang</i>	
Substantial Fault Pair At-a-Time (SFPAT): An Automatic Diagnostic Pattern Generation Method	192
<i>Jing Ye, Xiaolin Zhang, Yu Hu, and Xiaowei Li</i>	
D-Scale: A Scalable System-Level Dependable Method for MPSoCs	198
<i>Nicolas Hébert, Pascal Benoit, Gilles Sassatelli, and Lionel Torres</i>	

Bipartite Full Scan Design: A DFT Method for Asynchronous Circuits	206
<i>Hiroshi Iwata, Satoshi Ohtake, Michiko Inoue, and Hideo Fujiwara</i>	
XOR-Based Response Compactor Adaptive to X-Density Variation	212
<i>Samah Mohamed Saeed and Ozgur Sinanoglu</i>	
DFT + DFD: An Integrated Method for Design for Testability and Diagnosability	218
<i>Nikhil Rahagude, Maheshwar Chandrasekar, and Michael S. Hsiao</i>	
Accelerating Strategy for Functional Test of NoC Communication Fabric	224
<i>Yan Zheng, Hong Wang, Shiyuan Yang, Chen Jiang, and Feiyu Gao</i>	

6: Yield Enhancement/Silicon Debug

HYPERA: High-Yield Performance-Efficient Redundancy Analysis	231
<i>Tsung-Chu Huang, Kuei-Yeh Lu, and Yen-Chieh Huang</i>	
A Comprehensive System-on-Chip Logic Diagnosis	237
<i>Y. Benabboud, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, and O. Riewer</i>	
On Signal Tracing for Debugging Speedpath-Related Electrical Errors in Post-Silicon Validation	243
<i>Xiao Liu and Qiang Xu</i>	
HYPHER: A Heuristic for Yield/Area Improvement Using Redundancy in SoC	249
<i>Mohammad Mirza-Aghatabar, Melvin A. Breuer, and Sandeep K. Gupta</i>	
Enhance Profiling-Based Scan Chain Diagnosis by Pattern Masking	255
<i>Wu-Tung Cheng and Yu Huang</i>	
Maximal Resilience for Reliability and Yield Enhancement in Interconnect Structure	261
<i>Chih-Yun Pai and Katherine Shu-Min Li</i>	

7: Automatic Test Equipment

At-speed Test of High-Speed DUT Using Built-Off Test Interface	269
<i>Joonsung Park, Jae Wook Lee, Jaeyong Chung, Kihyuk Han, Jacob A. Abraham, Eonjo Byun, Cheol-Jong Woo, and Sejang Oh</i>	

8: Analog & Mixed-Signal Testing/RF/High Speed I/O Testing

Rapid Radio Frequency Amplitude and Phase Distortion Measurement Using Amplitude Modulated Stimulus	277
<i>Shreyas Sen, Shyam Devarakond, and Abhijit Chatterjee</i>	
Digitally Assisted Concurrent Built-In Tuning of RF Systems Using Hamming Distance Proportional Signatures	283
<i>S. Devarakond, S. Sen, V. Natarajan, A. Banerjee, H. Choi, G. Srinivasan, and A. Chatterjee</i>	

The Test Ability of an Adaptive Pulse Wave for ADC Testing	289
<i>Xiaoqin Sheng and Hans G. Kerkhoff</i>	
Bayesian Fault Diagnosis of RF Circuits Using Nonparametric Density Estimation	295
<i>Ke Huang, Haralampos-G. Stratigopoulos, and Salvador Mir</i>	

9: Delay Fault Testing

Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test	301
<i>Wei Zhao, Junxia Ma, Mohammad Tehranipoor, and Sreejit Chakravarty</i>	
Circuit Topology-Based Test Pattern Generation for Small-Delay Defects	307
<i>Sandeep Kumar Goel, Krishnendu Chakrabarty, Mahmut Yilmaz, Ke Peng, and Mohammad Tehranipoor</i>	
Seed Ordering and Selection for High Quality Delay Test	313
<i>Tomokazu Yoneda, Michiko Inoue, Akira Taketani, and Hideo Fujiwara</i>	
An Efficient Algorithm for Finding a Universal Set of Testable Long Paths	319
<i>Zijian He, Tao Lv, Huawei Li, and Xiaowei Li</i>	
Distinguishing Resistive Small Delay Defects from Random Parameter Variations	325
<i>Xi Qian and Adit D. Singh</i>	
A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection	331
<i>Ke Peng, Mahmut Yilmaz, Krishnendu Chakrabarty, and Mohammad Tehranipoor</i>	
Thermal Safe High Level Test Synthesis for Hierarchical Testability	337
<i>Tung-Hua Yeh and Sying-Jyan Wang</i>	
A Low Area On-chip Delay Measurement System Using Embedded Delay Measurement Circuit	343
<i>Kentaroh Katoh, Kazuteru Namba, and Hideo Ito</i>	
On Bias in Transition Coverage of Test Sets for Path Delay Faults	349
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	

10: Low Power Testing

Adaptive Low Shift Power Test Pattern Generator for Logic BIST	355
<i>Xijiang Lin and Janusz Rajski</i>	
Power Supply Noise Reduction in Broadcast-Based Compression Environment for At-speed Scan Testing	361
<i>Chun-Yong Liang, Meng-Fan Wu, and Jiun-Lang Huang</i>	
Modified Scan Flip-Flop for Low Power Testing	367
<i>Amit Mishra, Nidhi Sinha, Satdev, Virendra Singh, Sreejit Chakravarty, and Adit D. Singh</i>	

Capture in Turn Scan for Reduction of Test Data Volume, Test Application Time and Test Power	371
<i>Zhiqiang You, Jiedi Huang, Michiko Inoue, Jishun Kuang, and Hideo Fujiwara</i>	

11: System-on-a-Chip-Test/System-in-Package Test

A Test Integration Methodology for 3D Integrated Circuits	377
<i>Che-Wei Chou, Jin-Fu Li, Ji-Jan Chen, Ding-Ming Kwai, Yung-Fa Chou, and Cheng-Wen Wu</i>	
Application-Aware Online Testing for Many-Core SoC	383
<i>Jason D. Lee, Suman K. Mandal, and Rabi N. Mahapatra</i>	
Performance Characterization of TSV in 3D IC via Sensitivity Analysis	389
<i>Jih-Wei You, Shi-Yu Huang, Ding-Ming Kwai, Yung-Fa Chou, and Cheng-Wen Wu</i>	
Temperature-Aware SoC Test Scheduling Considering Inter-Chip Process Variation	395
<i>Nima Aghaee, Zhiyuan He, Zebo Peng, and Petru Eles</i>	

12: Memory and FPGA Testing

Particle Swarm Optimization Based Scheme for Low Power March Sequence Generation for Memory Testing	401
<i>Krishna Kumar S., Kaundinya S., and Santanu Chattopadhyay</i>	
New Microcode's Generation Technique for Programmable Memory Built-In Self Test	407
<i>NurQamarina MohdNoor, Azilah Saparon, Yusrina Yusof, and Mahmud Adnan</i>	

13: Board and System Testing/On-line Testing

Software-Based Self-Testing of Processors Using Expanded Instructions	415
<i>Ying Zhang, Huawei Li, and Xiaowei Li</i>	
Mimicking of Functional State Space with Structural Tests for the Diagnosis of Board-Level Functional Failures	421
<i>Hongxia Fang, Zhiyuan Wang, Xinli Gu, and Krishnendu Chakrabarty</i>	
Optimization and Selection of Diagnosis-Oriented Fault-Insertion Points for System Test	429
<i>Zhaobo Zhang, Zhanglei Wang, Xinli Gu, and Krishnendu Chakrabarty</i>	

14: Test Economics/Functional Verification/Failure Analysis

Test Cost Analysis for 3D Die-to-Wafer Stacking	435
<i>Mottaqiallah Taouil, Said Hamdioui, Kees Beenakker, and Erik Jan Marinissen</i>	
Mining Complex Boolean Expressions for Sequential Equivalence Checking	442
<i>Neha Goel, Michael S. Hsiao, Narendran Ramakrishnan, and Mohammed J. Zaki</i>	

On-the-Fly Reduction of Stimuli for Functional Verification	448
<i>Qi Guo, Tianshi Chen, Haihua Shen, Yunji Chen, and Weiwu Hu</i>	
Test Time Analysis for IEEE P1687	455
<i>Farrokh Ghani Zadegan, Urban Ingelsson, Gunnar Carlsson, and Erik Larsson</i>	
Author Index	461